From nobody Thu Apr 9 18:51:27 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AF81C257452 for ; Fri, 3 Apr 2026 12:04:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775217857; cv=none; b=KROG9FiPB3GeBzgxs7i9toOU7k6klyVnQ2+vGP0wlO7g1Rww4VMgHuR/ck5ULAkPI1DEMe8EFn7JrNfpp8t+T/8O4MjgHO8GpshmionWfjAnMw9HDbFeH2kep4oDm0SMrN80VkLgUn7+aVGGf4Z6rgjQdPr0Tj4W4MbalHVbUX0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775217857; c=relaxed/simple; bh=dKz6DwRy+I8HolN9zZODFxH6W/kWEV1820ON/rHuL/4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=axcTNE9PDFcCu67mAp4gOuMskRpuzbc/fpsMlBURReKEFC81ydT9JV7bMgPHuK5FsSCPqtsGYUM1hXfK+YPEJbDAmUMcNNgKR+G8+cjhd4ZbfHpGxRyOt9o6UiJ+R/EpEAf7cH5BX9/JMoR0m3IWdWJnhNGYQN0zbvmSH6hmX+8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=HgDvwEXR; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="HgDvwEXR" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-4888375f735so15474095e9.3 for ; Fri, 03 Apr 2026 05:04:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1775217854; x=1775822654; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=o8kJFRzMGSbRY1rBaqmhzhvZeRD1mo+HmubUtJ2Qvyc=; b=HgDvwEXRExUust2zZs86mztSShxd0LFyHPl94bTuQWBOFlWeOgrdEulKpIpdWKK9da ChVZ8+io5woCySDeSVvHjVMU1u+p4SZpgq5u0GLHQV/1Yl1E/jI1B3RrJ+qioW5UOU4+ Qy97CYF1SqQI307nazE3ptEfix/TDxEi25F61lFVVZivdwxmJ9Y/2q7/4amMP5tZmouv IPLrceW7sW1JX8uHLraU4SUAXSUej0elIs1JNOxiXuT8OvldkcWuyr2pbQq1NibBcGQR FxndASUFFc3OSfaibfk5ZrpkHEbggX4WBiPWsYW86m99IDGvFkar/r2XchTCYE3AcKil gIfQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775217854; x=1775822654; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=o8kJFRzMGSbRY1rBaqmhzhvZeRD1mo+HmubUtJ2Qvyc=; b=N6pmr+uRFVAF4oePsoKy09AX3lLfEK8T1TCPqT6zFOhz1JQ9/ZXQNhxqHVcEAtekab ozz2iCVlmK7E2YDNFQ19KVg/m9+3MGR5F4lEX/hSiEGnknYTtxYxLBdjS2rH0EG0JRTY jlx9+9LXZY0/eH76pNkXS/hmKCSfxmGgwdLypN28TbNxGuMp0rOiGTbm+rKONW5Ggax1 FrUBXSoPY5msd99tarupt1V4KgYKHy1C8pMiTIByQQlQofckGa5GHB7JRG8V/epP4Nn4 tzKfpLuhpoSy1eEIFVxaVswjZM6aQ5iL+GGjahDeMdIDzXJSy9VVYbXxS1EGHu0lkg3O g1sg== X-Forwarded-Encrypted: i=1; AJvYcCVCJz+El01YL15jorzPNMky5FufwUamfjWwiPyY+VCsJ0G038ForIo7YwTQVn4MOiqJlZo8Mzrl/U7vhQw=@vger.kernel.org X-Gm-Message-State: AOJu0YyxsOMw0IbA4IwgoaykHC50qHuuypU4N7+obElHzN/ICOoWfpr0 zdxEc4sjTZpJNdKPcPKvaRxLugdmWekBr7ByOr0cyVo/BY50E/xBuOoqRIRdhEjQQglSYtn3bET vfDYR30s= X-Gm-Gg: ATEYQzyQz8KvN395YDP9sfHaMM0co6krDoWUot6QT87R3R2wNbpKb4w1TGxFZGYvkBW oKwz+T0lFa3QigTpBUI+l6G4ZxjmaMfb70h5GLxgEl/Sgn34L/9DOQwtkPsQDvllPvKbXZ2oUbf bdB3DaApcgyWLpQw0pLj12hfN6/6q5oOevtOt17SKsDrXUtwRfxHurpVxsfWP5CdhbXAI0Vmxn6 27bBSob7Wb0cBpsIbXkpN7H7XGKCMPvNBSRhAmStLauFA79aBl0pWIgADJRlSUI9+Agcywd86m/ mImJKKNDnyThVVLRXuf8L9rBGDiQXBul6PlnJfTwkoig6Ng0z34GvK2ft3WCQIdgAD/cb47yK/M v5/geWMpnLOjRO45MkPkL38XE+WxUttP/xYA2TkbO78hW074sdzygYCW5ZTGXjZmkt0M+t20HUc dZ5W9tPI/EjETgSrt6Q9avboYUXCZItsdgOg== X-Received: by 2002:a05:600c:1c12:b0:487:386:3714 with SMTP id 5b1f17b1804b1-488997b7020mr45285645e9.17.1775217854074; Fri, 03 Apr 2026 05:04:14 -0700 (PDT) Received: from [10.157.142.139] ([41.66.99.176]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4888a567bfasm300193995e9.0.2026.04.03.05.04.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 03 Apr 2026 05:04:13 -0700 (PDT) From: Luca Weiss Date: Fri, 03 Apr 2026 14:03:46 +0200 Subject: [PATCH v2 1/3] dt-bindings: clock: qcom: document the Milos GX clock controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260403-milos-gxclkctl-v2-1-95eb94a7d0a4@fairphone.com> References: <20260403-milos-gxclkctl-v2-0-95eb94a7d0a4@fairphone.com> In-Reply-To: <20260403-milos-gxclkctl-v2-0-95eb94a7d0a4@fairphone.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio , Alexander Koskovich Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=ed25519-sha256; t=1775217850; l=2653; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=dKz6DwRy+I8HolN9zZODFxH6W/kWEV1820ON/rHuL/4=; b=ZWrhOaL/bOAb87rLQ6WBvjaaGxxQRMURRoHdO31wAzXyBY2so/9HvHQutRfD8Odap2pLgA5uS YZ8DVhiwCDmBrZqJSGHxM5RhQVJ3cwU+t7eu7IJpTv89P64tyy3nNtt X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Qualcomm GX(graphics) is a clock controller which has PLLs, clocks and Power domains (GDSC), but the requirement from the SW driver is to use the GDSC power domain from the clock controller to recover the GPU firmware in case of any failure/hangs. The rest of the resources of the clock controller are being used by the firmware of GPU. This module exposes the GDSC power domains which helps the recovery of Graphics subsystem. Milos can re-use the qcom,kaanapali-gxclkctl.h header due to similarity of the hardware block, and also re-use of the Linux driver. Signed-off-by: Luca Weiss Reviewed-by: Krzysztof Kozlowski --- .../bindings/clock/qcom,milos-gxclkctl.yaml | 61 ++++++++++++++++++= ++++ 1 file changed, 61 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/qcom,milos-gxclkctl.ya= ml b/Documentation/devicetree/bindings/clock/qcom,milos-gxclkctl.yaml new file mode 100644 index 000000000000..3a9721abdd26 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,milos-gxclkctl.yaml @@ -0,0 +1,61 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,milos-gxclkctl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Graphics Power Domain Controller on Milos + +maintainers: + - Luca Weiss + +description: | + Qualcomm GX(graphics) is a clock controller which has PLLs, clocks and + Power domains (GDSC). This module provides the power domains control + of gxclkctl on Qualcomm SoCs which helps the recovery of Graphics subsys= tem. + + See also: + include/dt-bindings/clock/qcom,kaanapali-gxclkctl.h + +properties: + compatible: + enum: + - qcom,milos-gxclkctl + + reg: + maxItems: 1 + + power-domains: + description: + Power domains required for the clock controller to operate + items: + - description: GFX power domain + - description: GPUCC(CX) power domain + + '#power-domain-cells': + const: 1 + +required: + - compatible + - reg + - power-domains + - '#power-domain-cells' + +unevaluatedProperties: false + +examples: + - | + #include + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + clock-controller@3d64000 { + compatible =3D "qcom,milos-gxclkctl"; + reg =3D <0x0 0x03d64000 0x0 0x6000>; + power-domains =3D <&rpmhpd RPMHPD_GFX>, + <&gpucc 0>; + #power-domain-cells =3D <1>; + }; + }; +... --=20 2.53.0