From nobody Wed Apr 1 23:53:39 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D5A4F381AE9 for ; Wed, 1 Apr 2026 07:26:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775028419; cv=none; b=fdrlfogqWr0kTnUNLjRbaejhjRtqtPwJRlkN/GjaFsO1XKmOsA0bnh2+TpRfNDeVqhqK6FVa5mc9nrm18uksUdFMldHw5GKF7OU//iYd0bB+9d7F03ppKwmkAdUZiEqz6HCQXGsKWyk6x0InVWFXo88bntBkOD1D9MgQ6sqvbzo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775028419; c=relaxed/simple; bh=i3q+ZnanPV6G/1cXFp+xLd7TApeXEUOIHGf51LyJVuc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ChYl5Wmm/Zpf7RPRCpfse0acPvMa8H19RB+M3qylMcWXn50hkMiZKpo0r5Y2b7hvUaHEKtiUnEQU9iKQowk+OGMxFLRLhnRJgQmtSYpOUADnUl7b3XRipKsQgQtP9fkIMhuy7cp5PbspcHb42NQ9DuE0wA/gwY6f/l+O7KP+HUY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=cdocga/0; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=CUH7XTU9; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="cdocga/0"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="CUH7XTU9" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6313VFK31458739 for ; Wed, 1 Apr 2026 07:26:57 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= W391/07ZMOVK4atGULPN5+Bm76UZpkvj4qbP9sDT2Og=; b=cdocga/0a23AXIQ2 lVhFHERbCVZzy6XoYxQChcN+/0hVgmn5cyxJd2nZcEYqO4xsY7CFoWCYKS8qZoF/ 18+P47WvUSebiSQiyGETxSMGtp+de1CqxKYyM+TY38hh0SIa8+/Ks02Jl1qwp2E2 3i0uuZWR2d15YUKJ2ygYQD9kdek5xzIRLNh40ZQKrLZCZ6tAqqoM/+EQHXbeguGm i4vYIyVqOnRn1wFWRSXdEzYqvaGbJyK+i+ogkvgeagTCAAqEOP0N7pvwGvj6adTq pr1iUKqoxOOzfzqcmDaE0UGP/t4OKFjfTXVcMFSKkF8IBMDXbqSdFW41vptOOkoy tNo0wg== Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d8uhg0ute-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 01 Apr 2026 07:26:56 +0000 (GMT) Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-50b4987c698so21744741cf.0 for ; Wed, 01 Apr 2026 00:26:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1775028416; x=1775633216; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=W391/07ZMOVK4atGULPN5+Bm76UZpkvj4qbP9sDT2Og=; b=CUH7XTU9SdI0Nh9sWmc71rfK8m24GHHl9/LkHDJRqVvZmxbMQwoUNEqw0SMuOIxp3f KeYxU/CAHx9Qkzccuj6JoexveZvoOuXhAZxE9kAqOITpddUrgaA3yWjcpXgXzp3Ja4nK pO0v6rhcdaY6cjT0SQimkrLfh+rsJ5vFScte0UxSVMJvjaHzpoz8pCyMvc65RI26wuos usu2nl+4enK7HVaf0NRcP4nYWi1i7gI7x8nQGlzinTess3DXd6mNjYiDTr1F/NcN1mox QKyFKIhvzFVCCBv9aGR//qu9cULMfnlWB2GrF36GxcdmKGAW1PY6fYqD4aKTbB95k7it Q2Hw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775028416; x=1775633216; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=W391/07ZMOVK4atGULPN5+Bm76UZpkvj4qbP9sDT2Og=; b=aRlA0IXF2Yc0OhbqOc+DqS1GCNCmFw3HgUe27JHNScglDJ3JZbgqbLeufTLZ4bBifw 1iXMnhq3mPggm5PyeUtUsJKb3D5LmE5r7eChnI7OUnLCEF3rkcDgAIJRGq4r3pHMwmT6 J2kdz+jxa7t3eKAy0gX6oS35zo+NddlmftGjPWLRjcynima/iSGWtky7xAu126N4OtYM UHignlhJT+QEp8fRH3sNzFe+h5ORbwi49AZW54pSIohgKGPhFnyTmDkprDuoPXuR+F4r PmkMPtF5ox/4HnLO52R7djZTfBKlg4ZYL2xs1RnTf57uvRO0JNVr7w2SEJSLPCpWNytm xQxQ== X-Forwarded-Encrypted: i=1; AJvYcCWhGWGNqI2FZJ49KKPiH2OaMzPsgHJOjPF2Me8onPda3boADNzeGXhiDgdv97FnfaK0SG4vqGnNiI+Zh1c=@vger.kernel.org X-Gm-Message-State: AOJu0YwP5sq9o26tJ0kNn7wOu9WR+eEiD2rYP57e3Qz6cB2kxPnwhCNW uy7fVnR9rYcD+1nljb3z4REbvUhC9VvCatXBGUu2CRDwY/ZQz+HZLs2elsA/QSvW3YRfnkHh2EM Oh0WBUF0KgN7Rdh6dZ04FPSVtsdXB8lF0stAZBvmKkq1CvBZaiL8aizrLv6C/cxJj9o8= X-Gm-Gg: ATEYQzx0Yb1XOq64oI3ydJJAUMkN8dwGtCr26LOwhmYWFR8mXWNHj5X40C5eAIpLvNH nYKfyn0oCU38PyRHHvx3EDBepVV5g+ZY7xxiUSrW0O3vHsC2T7tk7kEO6xusMz5u11AQZwmWb4T Cd6dHVhTDAj0HPyFi+AkODxyEnQZPK8kOrmG7pjkzgmucoYetKRC9Dp4DHxmlFVgs1CxURSRPuz Pf6Z5IoAJqAeSH+CPZvWVBj24TiuT54zN53l4NO7piAdZpSzgl3m4ClHhfzYbFmf+P8uO9qv0AS eCvDpHQuI2JANECavf4YOogp+DEMbabDDfLpbN4sH/RpzsEX/YgXvTAFC8pLkaSQpA61MM6F8Y+ 6q9PanqO1dhnBqsssnwmBMwffKS4WaFsX89oPec6/6WgE1ZsvjAt+GeKXXUGAdPOhLDURQZiah7 hjAwbCtCrorYJwKnk4uZnXldMWczF37kcuhFk= X-Received: by 2002:a05:622a:87:b0:50d:3efd:bd93 with SMTP id d75a77b69052e-50d3efdc340mr16263221cf.11.1775028415552; Wed, 01 Apr 2026 00:26:55 -0700 (PDT) X-Received: by 2002:a05:622a:87:b0:50d:3efd:bd93 with SMTP id d75a77b69052e-50d3efdc340mr16263021cf.11.1775028415084; Wed, 01 Apr 2026 00:26:55 -0700 (PDT) Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-38cb9f31972sm8638421fa.12.2026.04.01.00.26.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 01 Apr 2026 00:26:53 -0700 (PDT) From: Dmitry Baryshkov Date: Wed, 01 Apr 2026 10:26:26 +0300 Subject: [PATCH 07/19] drm/panel: himax-hx83102: support Waveshare 12.3" DSI panel Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260401-waveshare-dsi-touch-v1-7-5e9119b5a014@oss.qualcomm.com> References: <20260401-waveshare-dsi-touch-v1-0-5e9119b5a014@oss.qualcomm.com> In-Reply-To: <20260401-waveshare-dsi-touch-v1-0-5e9119b5a014@oss.qualcomm.com> To: Neil Armstrong , Jessica Zhang , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Cong Yang , Ondrej Jirman , Javier Martinez Canillas , Jagan Teki , Liam Girdwood , Mark Brown , Linus Walleij , Bartosz Golaszewski Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=8981; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=i3q+ZnanPV6G/1cXFp+xLd7TApeXEUOIHGf51LyJVuc=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBpzMisSXSCfTld4bLflxxcey5rqd1L+NAg6jKaA QkCUQH8aaqJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaczIrAAKCRCLPIo+Aiko 1b9FB/9/CN+nLC9tP01kjUxAq7Tf2RyLpQ8SP2zcZVFPKQAF7qgOK6GKZBv0mTTcGS/vIQzK6yL JMX34XxNhQU2O68eiYgKXERNQs3odXgnlscER/oYtTtavjR17ESaWdH8Yub9WjDotNf3llqrzt1 /laYNbzHuWNdDGZ++GsxOdC2oD3qVKb3im2JDVwvt1xcoMUqCD1pHb1fZOK239KX8nV8UOXUHbx +GZPojMMOtWiCHrLRSfWqDI4YBIaFze9SWzT9aSLskIJOzs/WIt7h4WOMr+veafY2VJuragHY7A Rn0QafbgbSh5lAcWMYtuLkkDU/pH1ajp1MAMiu1HLW7gNo00 X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDAxMDA2NCBTYWx0ZWRfX9hDP9daemQ9n FHwuIOhJFzq6FwCU3OgA9sv545J1odWpcHwBnnkYHkgDTl/Jd4uetc0SRYKGX8zOtTL6lh7nMA3 YyqlAZMWCXuYMwd1c8D08Tx6FZ+BptUsP6DK3D6ZV1I+qtiGY1YpmeVarYXiNF5W6EgpiPmsCEz BOPbGM82dXIWa6Daoz9/q4wsv93VtUetoHt97Eq8qvzEzKwq/S1R/i3emcDJevJjP9cxz7qd/G6 YNErphy0oDILe5peEsNbvMwE2hyG4RBbrCGkAq0sLqXP540QNk8OjBmq0EHetQKRnDLHJy8h89G IW8Osi1OIermkbUJsHHm3YZv9CpEmyGkj7h+zq+LrYI7jHPymLIjJqFvqOSWFB0oC9WyhLrVTA2 H1u5Da0Tdmdizp7xsVp8HpsF2x+juzaqlg2PgUrLUBDezoldiKGGFFznIdQEfc0I6OHwEwjeWhd pGBOV2NGimM/jDCKnzA== X-Authority-Analysis: v=2.4 cv=YcawJgRf c=1 sm=1 tr=0 ts=69ccc8c0 cx=c_pps a=WeENfcodrlLV9YRTxbY/uA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=6dGl3bZOZdHCWiLLNVsA:9 a=QEXdDO2ut3YA:10 a=kacYvNCVWA4VmyqE58fU:22 X-Proofpoint-GUID: _J1yma-JObT2M43AWT27_a-Bdg7VRijd X-Proofpoint-ORIG-GUID: _J1yma-JObT2M43AWT27_a-Bdg7VRijd X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-01_02,2026-04-01_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 priorityscore=1501 adultscore=0 clxscore=1015 suspectscore=0 malwarescore=0 impostorscore=0 spamscore=0 lowpriorityscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2604010064 Add support for the Waveshare 12.3" DSI TOUCH-A panel. According to the vendor driver, it uses different mode_flags, so let the panel descriptions override driver-wide defaults. Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/panel/panel-himax-hx83102.c | 144 ++++++++++++++++++++++++= +++- 1 file changed, 142 insertions(+), 2 deletions(-) diff --git a/drivers/gpu/drm/panel/panel-himax-hx83102.c b/drivers/gpu/drm/= panel/panel-himax-hx83102.c index 8b2a68ee851e..eab67893da86 100644 --- a/drivers/gpu/drm/panel/panel-himax-hx83102.c +++ b/drivers/gpu/drm/panel/panel-himax-hx83102.c @@ -29,11 +29,14 @@ #define HX83102_UNKNOWN_B8 0xb8 #define HX83102_SETEXTC 0xb9 #define HX83102_SETMIPI 0xba +#define HX83102_UNKNOWN_BB 0xbb #define HX83102_SETVDC 0xbc #define HX83102_SETBANK 0xbd #define HX83102_UNKNOWN_BE 0xbe #define HX83102_SETPTBA 0xbf #define HX83102_SETSTBA 0xc0 +#define HX83102_UNKNOWN_C2 0xc2 +#define HX83102_UNKNOWN_C6 0xc6 #define HX83102_SETTCON 0xc7 #define HX83102_SETRAMDMY 0xc8 #define HX83102_SETPWM 0xc9 @@ -78,6 +81,7 @@ struct hx83102_panel_desc { } size; =20 bool has_backlight; + unsigned long mode_flags; =20 int (*init)(struct hx83102 *ctx); }; @@ -765,6 +769,111 @@ static int holitech_htf065h045_init(struct hx83102 *c= tx) return dsi_ctx.accum_err; } =20 +/* This is HX83102-E, assuming commands are the same as the normal HX83102= */ +static int waveshare_12_3_a_init(struct hx83102 *ctx) +{ + struct mipi_dsi_multi_context dsi_ctx =3D { .dsi =3D ctx->dsi }; + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETEXTC, 0x83, 0x10, 0x2e); + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xcd); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_BB, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPCTRL, 0x67, 0x2c, 0xff= , 0x05); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_BE, 0x11, 0x96, 0x= 89); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_D9, 0x04, 0x03, 0x= 04); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPOWER, + 0x10, 0xfa, 0xaf, 0xaf, 0x33, 0x33, 0xb1, 0x4d, 0x2f, 0x36, + 0x36, 0x36, 0x36, 0x22, 0x21, 0x15, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETDISP, + 0x00, 0xd0, 0x27, 0x80, 0x00, 0x14, 0x40, 0x2c, 0x32, 0x02, + 0x00, 0x00, 0x15, 0x20, 0xd7, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCYC, + 0x98, 0xa0, 0x01, 0x01, 0x98, 0xa0, 0x68, 0x50, 0x01, 0xc7, + 0x01, 0x58, 0x00, 0xff, 0x00, 0xff); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_B6, 0x4d, 0x4d, 0x= e3); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPTBA, 0xfc, 0x85, 0x80); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_D2, 0x33, 0x33); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP0, + 0x00, 0x00, 0x00, 0x00, 0x64, 0x04, 0x00, 0x08, 0x08, 0x27, + 0x27, 0x22, 0x2f, 0x15, 0x15, 0x04, 0x04, 0x32, 0x10, 0x13, + 0x00, 0x13, 0x32, 0x10, 0x1f, 0x00, + 0x02, 0x32, 0x17, 0xfd, 0x00, 0x10, 0x00, 0x00, 0x20, + 0x30, 0x01, 0x55, 0x21, 0x38, 0x01, 0x55, 0x0f); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGMA, + 0x00, 0x0c, 0x1a, 0x23, 0x2b, 0x4f, 0x64, 0x69, 0x6c, 0x64, + 0x77, 0x77, 0x76, 0x80, 0x79, 0x7e, 0x85, 0x9a, 0x97, 0x4d, + 0x56, 0x64, 0x70, 0x00, 0x0c, 0x1a, 0x23, 0x2b, 0x4f, 0x64, + 0x69, 0x6c, 0x64, 0x77, 0x77, 0x76, 0x80, 0x79, 0x7e, 0x85, + 0x9a, 0x97, 0x4d, 0x56, 0x64, 0x76); + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPOWER, 0x01, 0x9b, 0x01= , 0x31); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCLOCK, + 0x80, 0x36, 0x12, 0x16, 0xc0, 0x28, 0x40, 0x84, 0x22); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP0, + 0x01, 0x00, 0xfc, 0x00, 0x00, 0x11, 0x10, 0x00, 0x0e, 0x00, + 0x01); + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCYC, 0x4e, 0x00, 0x33, = 0x11, 0x33, 0x88); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPTBA, 0xf2, 0x00, 0x02); + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSTBA, + 0x23, 0x23, 0x22, 0x11, 0xa2, 0x17, 0x00, 0x80, 0x00, 0x00, + 0x08, 0x00, 0x63, 0x63); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_C6, 0xf9); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETTCON, 0x30); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETRAMDMY, + 0x00, 0x04, 0x04, 0x00, 0x00, 0x82, 0x13, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCASCADE, 0x07, 0x04, 0x= 05); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP1, + 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x21, 0x20, 0x21, 0x20, + 0x01, 0x00, 0x03, 0x02, 0x05, 0x04, 0x07, 0x06, 0x1a, 0x1a, + 0x1a, 0x1a, 0x9a, 0x9a, 0x9a, 0x9a, 0x18, 0x18, 0x18, 0x18, + 0x21, 0x20, 0x21, 0x20, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, + 0x18, 0x18, 0x18, 0x18); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP2, + 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x20, 0x21, 0x20, 0x21, + 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x1a, 0x1a, + 0x1a, 0x1a, 0x1a, 0x1a, 0x1a, 0x1a, 0x18, 0x18, 0x18, 0x18, + 0x20, 0x21, 0x20, 0x21, 0x98, 0x98, 0x98, 0x98, 0x98, 0x98, + 0x98, 0x98, 0x98, 0x98); + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETTP1, + 0x00, 0x34, 0x01, 0x88, 0x0e, 0xbe, 0x0f); + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_C2, 0x43, 0xff, 0x= 10); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPANEL, 0x02); + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x03); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETDISP, 0x80); + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP3, + 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, + 0xaa, 0xaa, 0xaa, 0x80, 0x2a, 0xaa, 0xaa, 0xaa, 0xaa, 0x80, + 0x2a, 0xaa, 0xaa, 0xaa); + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x01); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP3, + 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, + 0xaa, 0xaa); + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x02); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP3, + 0xff, 0xff, 0xff, 0xff, + 0xff, 0xf0, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xf0); + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x00); + + return dsi_ctx.accum_err; +}; + static const struct drm_display_mode starry_mode =3D { .clock =3D 162680, .hdisplay =3D 1200, @@ -920,6 +1029,30 @@ static const struct hx83102_panel_desc holitech_htf06= 5h045_desc =3D { .init =3D holitech_htf065h045_init, }; =20 +static const struct drm_display_mode waveshare_12_3_a_mode =3D { + .clock =3D 95000, + .hdisplay =3D 720, + .hsync_start =3D 720 + 10, + .hsync_end =3D 720 + 10 + 10, + .htotal =3D 720 + 10 + 10 + 12, + .vdisplay =3D 1920, + .vsync_start =3D 1920 + 64, + .vsync_end =3D 1920 + 64 + 18, + .vtotal =3D 1920 + 64 + 18 + 4, + .type =3D DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED, +}; + +static const struct hx83102_panel_desc waveshare_12_3_inch_a_desc =3D { + .modes =3D &waveshare_12_3_a_mode, + .size =3D { + .width_mm =3D 109, + .height_mm =3D 292, + }, + .mode_flags =3D MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO | + MIPI_DSI_MODE_LPM | MIPI_DSI_CLOCK_NON_CONTINUOUS, + .init =3D waveshare_12_3_a_init, +}; + static int hx83102_enable(struct drm_panel *panel) { msleep(130); @@ -1168,8 +1301,12 @@ static int hx83102_probe(struct mipi_dsi_device *dsi) desc =3D of_device_get_match_data(&dsi->dev); dsi->lanes =3D 4; dsi->format =3D MIPI_DSI_FMT_RGB888; - dsi->mode_flags =3D MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE | - MIPI_DSI_MODE_LPM; + if (desc->mode_flags) + dsi->mode_flags =3D desc->mode_flags; + else + dsi->mode_flags =3D MIPI_DSI_MODE_VIDEO | + MIPI_DSI_MODE_VIDEO_SYNC_PULSE | + MIPI_DSI_MODE_LPM; ctx->desc =3D desc; ctx->dsi =3D dsi; ret =3D hx83102_panel_add(ctx); @@ -1220,6 +1357,9 @@ static const struct of_device_id hx83102_of_match[] = =3D { { .compatible =3D "holitech,htf065h045", .data =3D &holitech_htf065h045_desc }, + { .compatible =3D "waveshare,12.3-dsi-touch-a", + .data =3D &waveshare_12_3_inch_a_desc + }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(of, hx83102_of_match); --=20 2.47.3