From nobody Wed Apr 1 08:41:17 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 361AC38F620 for ; Tue, 31 Mar 2026 18:45:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774982707; cv=none; b=b24BP6Jc+WHVnwk0QwVne5J9Oxlrc7Smqg/j/4uG8lExZjez596rc167dODo87/bUzB8B7atyAjFjxkF//1dAZZQ/W9ew7i9rK3esP+TF+kpsG+UjeUm7Vv42cCiffQLJBT7N/1VkRYQh3Y5y5NSLGJJHwB44QkzWOskt7JQ0Lg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774982707; c=relaxed/simple; bh=7/65ePqG4yopQHr94k6g8n5+V5JBH1uc85cIWa4Qvp0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=tETJAL9I0ulVeUmYQ+AvWDJlMxtXRD8COK1C438ot356aeN/p6kTH1TG4RwNTTMjeIWQ7Bo0nhpXGpIaUC5oP/iD5LKeZc53558oHOKDD8xHoXbt/ZHjar0uzs3qONefA/IkdYpyDww0V8UJHuxTJYGXGhK+UyjNpngJdmzDp/w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=CGAKWD/P; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=GvZ3LWQY; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="CGAKWD/P"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="GvZ3LWQY" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62VIF6uL718541 for ; Tue, 31 Mar 2026 18:45:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= +ctnIgyI6jogPY+2raF43nSJTPOcHOKf/vME6E39VLU=; b=CGAKWD/Pp1Vf04FB PPaW24aOvCgt3zOFzecw02ZkjWXgzW90VjcFgyiy3Z1yL1jp2abfjeRzi4DGBRDr E4qnIf5EDh8jxidxq0yqa56ZTaF8S0DQs/Z2oEq/rh//JAiDCmQnwDOhJanhSQ42 Jhj+hf+aK3iiBvpu6VCnTA+6pYdnHuMfDJeg98OlfFzdKAMvo+0ehwlaqwyrtt5p m9Imuv4GNqmUB0OtLDwaO5ysMQ7WrDfSkv/NhqgMsriRgXBJm72eRykzZdgiS/Ff vlvqQBm/H/O/Q8JoQEtfD7DmSxu7sRi1bKraw58LXDBfy8BNpezCLglTI1bTELPf pFlzXg== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d8kcsr3pe-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 31 Mar 2026 18:45:03 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2a7b8fe7c71so20406315ad.0 for ; Tue, 31 Mar 2026 11:45:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774982702; x=1775587502; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=+ctnIgyI6jogPY+2raF43nSJTPOcHOKf/vME6E39VLU=; b=GvZ3LWQYLsTW495lbP0Myd+NFtr3hxnlMRkP1q1MhyCskOLbgu8hSxQI4LCvpOuyYo 6yMfOJggMZdgdzPH3HboqQyu+FB3dzmf4zzW9eZHsRFDNFnXTDsGs3ne71a5rqr6xM6r 8mpHHU82tQtJGwYk2ru25IOFB4IPjLuPTRqSyBevT7Fsr30f2fF8LH64M4Wc6W49Goc+ aWqgcxZE4MC4aDd3ZFAkQgd/cGY0tzsdJ53RTwhoY96Fjnrhv/eo2tcjYJClFoeUSbYe U/MdUrnzQov5Qk7aQGMk/NV1oSWhjlPrJJE/0pOLm7nSWPKDu3Ijt0G4OnjB/M/f5/+i jQog== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774982702; x=1775587502; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=+ctnIgyI6jogPY+2raF43nSJTPOcHOKf/vME6E39VLU=; b=aL5JdWmCCUdJpmOCQqqDu8/X1zt/3V+m2DQZTNB0lhMyPgNUh40A8+2309PUESnCYe d+EgUp2NtjAq7cQSImdWQIYE5/SKkMqZ8zSjWXyZASX01mCzH2pdqI6h4e7R1aoBAAXb miLxSBP+Kfy6iUqNBuw6QvqGiZU81ZrAXoehW4hBtw/0TmkOJFx/PdoeV5fxFOSroAuh m+MKULESNPIYsxoXBcqe6WlqEKv7LHS9pUImJdX6h1IbFVunbq6IbN43Vy66tvO76Qik Yb1gkLbQnVCpdVkdcmvUarqsY17SkcSDJN+prSfOdv1C9vZ9j086YFFiBs5dYWAhWmDb mVXg== X-Forwarded-Encrypted: i=1; AJvYcCUs4qNbgoFBzqNCJfTEmFV8lx7I8xwsgqObfdzUsEy+ZCAbU/nnC2HXVVfthdvnXLh0MM9WLiGIeVGcxIk=@vger.kernel.org X-Gm-Message-State: AOJu0Yy3plIljUF3rfifcfhA4n9la7tYRVU6v4xyZWkAfGe7MxUynXAd 9lqbMrXyhZYxcLT5sF4Yg9oHI8VLvczR/UIqvsRfKtPBX+qUnFzksMPfVQ/O0skZUa9GVyh3qct G7rH3y215a1J8Y6M06FV/mpr4tG20aTkwd89yMviJiAX0RaVCyjl877PTsOTUZrwGKnw= X-Gm-Gg: ATEYQzw+wWoSskSTjE9d849t/vPsHr5HHwQSEO9cWyP1l+g7iI7UdMOUNBAWoB5ZBId K4KpI9jq3OAUCiH4n8u1mDFwn1VY7xq4uhaR1UsXolR8BaUrpfedbqw6lufu1ZhgAMRxBiMblrF Dre0v8+pbJ0B0aqJvX/xP8tMX/eGs2CxrI0rgFcSipQSQLCC74Y3NSuJLed9HOiNAEgopfp3H7d E7nemmSBNwo9KYPmTY9xvyFy5Vs6h7iRSiTHeP95uPjUReurDUbPGrEcptz/RUyJFicblAjeY2V VvVC0H2Kogtw7x9gQnBhMt+f8cyKbIswxd32B3zDFy8bF0YA2gx/O+kDqVhxwfePWimAgCe5Uks gu3SargcN13xhQDTatEFGfleJ38HYSsb2tIMQBPK5in7XDoKKvztQ X-Received: by 2002:a17:902:cec8:b0:2b0:c355:7d56 with SMTP id d9443c01a7336-2b269d42201mr1479985ad.8.1774982702270; Tue, 31 Mar 2026 11:45:02 -0700 (PDT) X-Received: by 2002:a17:902:cec8:b0:2b0:c355:7d56 with SMTP id d9443c01a7336-2b269d42201mr1479775ad.8.1774982701751; Tue, 31 Mar 2026 11:45:01 -0700 (PDT) Received: from hu-uchheda-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b2427af930sm153284635ad.70.2026.03.31.11.44.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Mar 2026 11:45:01 -0700 (PDT) From: Umang Chheda Date: Wed, 01 Apr 2026 00:14:42 +0530 Subject: [PATCH v2 1/2] dt-bindings: arm: qcom: Add monaco-evk-ac support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260401-monaco-evk-ac-sku-v2-1-27b5f702cfba@oss.qualcomm.com> References: <20260401-monaco-evk-ac-sku-v2-0-27b5f702cfba@oss.qualcomm.com> In-Reply-To: <20260401-monaco-evk-ac-sku-v2-0-27b5f702cfba@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Richard Cochran Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Umang Chheda , netdev@vger.kernel.org X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774982693; l=778; i=umang.chheda@oss.qualcomm.com; s=20260328; h=from:subject:message-id; bh=7/65ePqG4yopQHr94k6g8n5+V5JBH1uc85cIWa4Qvp0=; b=B8M6P8m+WrkDYks5hvvAEmHhrEiZmQQsNp6TqbsXUVmyPktPEmcjWqB7fMvcUGGZ4FaFLd3Ud qagim8WyvJPAy9aAnN8n1154TdD8fUcCYBFc9kCAR7vk2s+wnNmY/7v X-Developer-Key: i=umang.chheda@oss.qualcomm.com; a=ed25519; pk=3+tjZ+PFFYphz0Vvu4B14pBQSzqcG0jZAQspTaDRQYA= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzMxMDE3OSBTYWx0ZWRfX1Ta59Eqm762U PdflfH8ZuVbQpX5tNPgRVI4fP+G8m37KhOyOYcRe9RgOuxglxPTbWTuUmoyLNvb3Hi9Bzvz+p68 Nw44j5ISTYEuqEAqE+aUERoTQG3qqkrEfeeJDzK2yEfQCjyvkmn9RZJ0CXfxI9osVa6S/agjs+e W27+acLuLohLda9wroSQAEkaeIhpUVvdIL5BgCy7OsLLZDFBonotfpUV9MHKPpjZX3a5dRLfOva Jt0ox7h/kodBnMs2KTgptw/dnLs9+y8D85mAoLI6Gyu8TQW1nZ4hbMcNr1rWVmz6wXjQ1nq588u bOTO/EibPTngTvGDDTE1OELRqFinoLtwEcHuWzlG4cUlmqtEcqOjUaBjKgBDHDnWQwP1pf3shmh mFbn6LDgcO5Zb+ACPnb7nOMBVwv/0kF6PkCj7g0KPnJXqaL74O4AkjZw4sp31B0oJQG+HqXTCp2 r29QdABxxJs9mo2ZYbQ== X-Authority-Analysis: v=2.4 cv=KNlXzVFo c=1 sm=1 tr=0 ts=69cc162f cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=9DcQwTZnXUZXOflEe_wA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-ORIG-GUID: O72AB9CgEo-O5ERQhoGgo8Z43RWN8rcB X-Proofpoint-GUID: O72AB9CgEo-O5ERQhoGgo8Z43RWN8rcB X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-31_04,2026-03-31_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 malwarescore=0 suspectscore=0 clxscore=1015 phishscore=0 bulkscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603310179 Introduce bindings for the monaco-evk-ac IoT board, which is based on the monaco-ac (QCS8300-AC) SoC variant. Signed-off-by: Umang Chheda Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/qcom.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index ca880c105f3b..c76365a89687 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -918,6 +918,7 @@ properties: - enum: - arduino,monza - qcom,monaco-evk + - qcom,monaco-evk-ac - qcom,qcs8300-ride - const: qcom,qcs8300 =20 --=20 2.34.1 From nobody Wed Apr 1 08:41:17 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9AC6D3914EB for ; Tue, 31 Mar 2026 18:45:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774982710; cv=none; b=rbZ8blV01G9t1W87mF+nqgoYklWH7etEx4UvzuBJfkhYaV+D8LF4zCyjIqgPXlXsZ2N2lLPSGlqwoDF39bPfv052cuAfIDz+zaXxEbKlOO0aM3wDb63WToVgEaSC258Ojh8OFlPswOigdMSyxkSc9N7TMXq+jyvb7qiWcg1ILBM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774982710; c=relaxed/simple; bh=4CUEjc6GIw3ai4C8afgCsvwwaoSqS/Cg3JaXtXn12+A=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MC0sMlOkPkS3pWMtMDAm9SSewmtY+bU6KJIMP+STVW/E6z1F0LAoW/LvnFtLoCSmSJElcg2IQZp09d88Goro7hsLOPPgK+U312stUtlWm5o+6jdyhxwNreGjdrnfc86e6sEm6MhL4dVkG3RzX+rKTFbTMPNjvYsaf9qCVlYb8fM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=jHkVsiK8; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=LrvbtvVM; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="jHkVsiK8"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="LrvbtvVM" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62VGdNBu639229 for ; Tue, 31 Mar 2026 18:45:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= HRlesP93LNh0NDlCU/K4gswwqoTTiDUTz3Pz0IpHdZk=; b=jHkVsiK85lPHxvSU grucMqkEKSvLaY9IGRyXo8PZ5D3QKa+Bm4DiWZrj18ax0k3Y4r1TmBltZv7NxEE7 NOgAlFhWNRY4zbrtQszUJ964d27+fEZMWdwH5j5t+mosSK/DiPwICTt6+7Fg0JWg XGRXzrQTshNpTvBPIobzPwLi8PFgc3ZoKW4SDnv+QEKwwU+uOohlBfVVOgcLlzYH b5CwJRHOxh8phLVrSTW2ntNW/Tj90xgVWDFXqhxjwKgWWSvvqRe93+zILZHJkkeD JyBVI+lsZsX4W2e8Nj1Kcqn7GXRkCVP/2Y1CLV4rchM9t2a2sr5iCKB19DQXVFVR hrC7zA== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d8g2as8d5-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 31 Mar 2026 18:45:07 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2ad9f2ee27dso17197225ad.3 for ; Tue, 31 Mar 2026 11:45:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774982707; x=1775587507; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=HRlesP93LNh0NDlCU/K4gswwqoTTiDUTz3Pz0IpHdZk=; b=LrvbtvVM+EVP8NBpDEj3vQO4OEhqTwfV7c6zSlDcAmYszNqENATEByXFgMA8KcN51k KCjvzbXWgW3U86j7jhkY6QqC88OVXEE2o8GZrlw2ek7JNcMYI83OG2yrLw/zmHqldMC2 jnUdNVvcWa3gCIUbH/oGmt1LWTqU4h2tfnhql0lhPrYZonqhZk1xWaRLyr2zOhGLfbQI O4dS9nFDezyUkSW+ZmpWpbISO0s2VxTjQo+V46xL4fkaaT9qFGox9zF0HbOcL8lHiabq JMM0Fei+niOvZRncns95xuo9IBfPLXpxMubJBSqTJGr/JY0FgRq12n4DedA0vYuLisNi lbXA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774982707; x=1775587507; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=HRlesP93LNh0NDlCU/K4gswwqoTTiDUTz3Pz0IpHdZk=; b=Ffx5McfP3JonWLACUrQq+Rr3leCl5afnO6+621lFPxTsifS2gJJiOH0Ydqg8WwaYDO vNh0MMHm+X9o550xT8vxEGgOCdWVvb0cVxGE+PRutbQBRXROxM/p9EYXAW9Dq4nnlJBv FLlnoksN4/gL4tb06IlEM3UAw6cHwogmEMUB26UUkL3NzA5ubdF73EbEvZo0Rzgj+JfV /1pRjfjYsfbWMF+W3gQNO1E3YV+RsPdbxo24yg8xUV8W8qp/3JMzMPwlnbeXHoDbJNUy +nHeMMQOtv9JVcT98uVy1Wm4l9JyGse2O6TgbUO0orviMLtwECwcbP6azJJ72vkdO7Kw p3Kg== X-Forwarded-Encrypted: i=1; AJvYcCXCGOKNf10wYSnKg5LfAT9WkUsQ+t+TKYMK2dCvvTDR2ZSl5FyIrH3T9XNXRrwW1ZGYyD56+vlJXbEAO14=@vger.kernel.org X-Gm-Message-State: AOJu0YyO54RgNOEjLeO3x5Qj6Iq58n9/cBD6bUE9jcIiOJ4QqCF/Tr7B h+ZF5ZULili8OFSO3FizfRLhf5NWKrg/oNLrU41m23EKBmbcyVtej/Ma9SgbmPvRwKcRnZBiAxe t6ArNmtmxtkdOMJO6KfA78Vv96sVLwEhTYqsXQUO8ElcKKFHv5uMP8u2ArTOJUD3RufQ= X-Gm-Gg: ATEYQzxE9AMdnTw9apNR+BDGpq+Rr6nPJDbHw9uwqHzCUy76Z8VKIDb08vsjlibgoMZ +y/FK7IyYS/zapVczjhfqIokLJvOAZL01iks9x4wZNgvRRJ6GeeKcyOGKLbE0X55yh3d0+Y6doy v/XgbhA1ZqCTpiA8tnh9uJ+5P6HRh3w5sZSFB8CV7nitraQyfh9f+QDDigUFAF0i3G/P8g4lXKm QyJXOcSTAL7Mor8gQXqm0OAHqu5DarGQ+Ir1pwyRppVB99HzFUtRNuU9fJzRw7fm58HLgG7+Qcs X/AZlWot/teEN3BWf4PG6SlTa+WDB88LsOOimuWaAqsL4TCDLL3CSbTQtI2ZZKwS7SD0vd03BO+ /G4sKKm04yqoVOIRGQny7d1gYyfFWw8cyxgRKBddvSCbqr9NclNSR X-Received: by 2002:a17:903:2f50:b0:2b2:42c0:de33 with SMTP id d9443c01a7336-2b269c6edb1mr1533565ad.4.1774982706585; Tue, 31 Mar 2026 11:45:06 -0700 (PDT) X-Received: by 2002:a17:903:2f50:b0:2b2:42c0:de33 with SMTP id d9443c01a7336-2b269c6edb1mr1533325ad.4.1774982705914; Tue, 31 Mar 2026 11:45:05 -0700 (PDT) Received: from hu-uchheda-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b2427af930sm153284635ad.70.2026.03.31.11.45.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Mar 2026 11:45:05 -0700 (PDT) From: Umang Chheda Date: Wed, 01 Apr 2026 00:14:43 +0530 Subject: [PATCH v2 2/2] arm64: dts: qcom: monaco: Add monaco-ac EVK board Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260401-monaco-evk-ac-sku-v2-2-27b5f702cfba@oss.qualcomm.com> References: <20260401-monaco-evk-ac-sku-v2-0-27b5f702cfba@oss.qualcomm.com> In-Reply-To: <20260401-monaco-evk-ac-sku-v2-0-27b5f702cfba@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Richard Cochran Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Umang Chheda , netdev@vger.kernel.org, Faruque Ansari X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774982693; l=19766; i=umang.chheda@oss.qualcomm.com; s=20260328; h=from:subject:message-id; bh=4CUEjc6GIw3ai4C8afgCsvwwaoSqS/Cg3JaXtXn12+A=; b=l/srAbQUYI14P4XNyVW5yqBHyJFfQaCCbQF5BChYylgBe7B9TBqNwDMi0C7pjmwKWNy6dfw3t 8zsjOA0e+EkC6s7KGYLsKmnXrGKbIdENw0No94kgchHbffQjhawEhuH X-Developer-Key: i=umang.chheda@oss.qualcomm.com; a=ed25519; pk=3+tjZ+PFFYphz0Vvu4B14pBQSzqcG0jZAQspTaDRQYA= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzMxMDE4MCBTYWx0ZWRfX6C4kQFtjT1/A lm20WO0nUL4SJp/Tdq4EQTaFTWx7cV4wzXNIlVdEM5AOZ/9uv2Q3FPel89YseBa1d4EGrAhess/ nNw4XiyB2Nt1NDFy+f7CzYr7SAuRpY3/jPKLvW5EE+KKTkcclEMFfBLDxYuwSvlM/aKxpNAQAiA LtT16dW3v3HhAyYiLVAW48AvJn4nDUBt6huJkjr1yOztqUBju4RZ+yqciXKNx3AkswCIBuCZVbi yUcVf8gRaWs1NPBqoAbo6XNNYlJQpkvyr+xfo9KinjZwKBf7VwlEmpiDBpRGLrXV0kye0RJp8BZ kkP6MfjaCXWvEf0Ym8njZGBYKfyHjAqdT+EbESDocq0PoNqk0vKMsxu9IQyTZLWhwx1t2lCFMjs 39FZyGmqK0VpIevtwtbONfRUMVY+5rFE/WQXqnsVrZKPWww4rF6teyGlR9HMTqIPN8kZ7cnZmfr A2Sd92eOd9Itoa/ybDw== X-Authority-Analysis: v=2.4 cv=G4ER0tk5 c=1 sm=1 tr=0 ts=69cc1633 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=PW5qARt1DXrCZVwzO0oA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-GUID: a-c6m9MkXuqXBkJvZbHYvbb3EVRI6zIr X-Proofpoint-ORIG-GUID: a-c6m9MkXuqXBkJvZbHYvbb3EVRI6zIr X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-31_04,2026-03-31_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 bulkscore=0 clxscore=1015 priorityscore=1501 malwarescore=0 adultscore=0 impostorscore=0 spamscore=0 phishscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603310180 Add initial device tree support for monaco-ac EVK board, based on Qualcomm's monaco-ac (QCS8300-AC) variant SoC. monaco-ac EVK is single board supporting these peripherals : - Storage: 1 =C3=97 128 GB UFS, micro-SD card, EEPROMs for MACs, and eMMC. - Audio/Video, Camera & Display ports. - Connectivity: RJ45 2.5GbE, WLAN/Bluetooth, CAN/CAN-FD. - PCIe ports. - USB & UART ports. Compared to "monaco-evk" variant, which utilizes higher tier QCS8300-AA SKU (supporting 40 TOPS of NPU) and a 4-PMIC (2x PM8650AU + Maxim MAX20018 + TI TPS6594) power delivery network (PDN) to support higher power requirement. This board utilizes lower tier QCS8300-AC SKU (Supporting 20 TOPS of NPU) and a simplified 2 PMIC(2x PM8650AU) PDN. Add support for the following components : - GPI (Generic Peripheral Interface) and QUPv3-0/1 controllers to facilitate DMA and peripheral communication. - TCA9534 I/O expander via I2C to provide 8 additional GPIO lines for extended I/O functionality. - USB1 controller routed to a TypeC connector in device mode to support USB peripheral operations. - Remoteproc subsystems for supported DSPs such as Audio DSP, Compute DSP and Generic DSP, along with their corresponding firmware. - Configure nvmem-layout on the I2C EEPROM to store data for Ethernet and other consumers. - QCA8081 2.5G Ethernet PHY on port-0 and expose the Ethernet MAC address via nvmem for network configuration. It depends on CONFIG_QCA808X_PHY to use QCA8081 PHY. - Support for the Iris video decoder, including the required firmware, to enable video decoding capabilities. - PCIe0 and PCIe1 controller and phy-nodes. - Sound card and max98357a based I2S speaker amplifier. Written with inputs from: Nirmesh Kumar Singh - GPIO Expander. Viken Dadhaniya - GPI/QUP. Mohd Ayaan Anwar - Ethernet. Monish Chunara - EEPROM. Swati Agarwal - USB. Sushrut Shree Trivedi - PCIe. Mohammad Rafi Shaik - Audio. Co-developed-by: Faruque Ansari Signed-off-by: Faruque Ansari Signed-off-by: Umang Chheda --- arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/monaco-evk-ac-sku.dts | 730 +++++++++++++++++++++= ++++ 2 files changed, 731 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index c46d94bb6dd5..1d8c2a3db6c0 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -57,6 +57,7 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D mahua-crd.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D milos-fairphone-fp6.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-arduino-monza.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-evk.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-evk-ac-sku.dtb =20 monaco-evk-camera-imx577-dtbs :=3D monaco-evk.dtb monaco-evk-camera-imx577= .dtbo dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-evk-camera-imx577.dtb diff --git a/arch/arm64/boot/dts/qcom/monaco-evk-ac-sku.dts b/arch/arm64/bo= ot/dts/qcom/monaco-evk-ac-sku.dts new file mode 100644 index 000000000000..f6294b2a486d --- /dev/null +++ b/arch/arm64/boot/dts/qcom/monaco-evk-ac-sku.dts @@ -0,0 +1,730 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include +#include +#include +#include + +#include "monaco.dtsi" +#include "monaco-pmics.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Monaco-ac EVK"; + compatible =3D "qcom,monaco-evk-ac", "qcom,qcs8300"; + + aliases { + ethernet0 =3D ðernet0; + i2c1 =3D &i2c1; + serial0 =3D &uart7; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + dmic: audio-codec-0 { + compatible =3D "dmic-codec"; + #sound-dai-cells =3D <0>; + num-channels =3D <1>; + }; + + max98357a: audio-codec-1 { + compatible =3D "maxim,max98357a"; + #sound-dai-cells =3D <0>; + }; + + sound { + compatible =3D "qcom,qcs8275-sndcard"; + model =3D "MONACO-EVK"; + + pinctrl-0 =3D <&hs0_mi2s_active>, <&mi2s1_active>; + pinctrl-names =3D "default"; + + hs0-mi2s-playback-dai-link { + link-name =3D "HS0 MI2S Playback"; + + codec { + sound-dai =3D <&max98357a>; + }; + + cpu { + sound-dai =3D <&q6apmbedai PRIMARY_MI2S_RX>; + }; + + platform { + sound-dai =3D <&q6apm>; + }; + }; + + sec-mi2s-capture-dai-link { + link-name =3D "Secondary MI2S Capture"; + + codec { + sound-dai =3D <&dmic>; + }; + + cpu { + sound-dai =3D <&q6apmbedai SECONDARY_MI2S_TX>; + }; + + platform { + sound-dai =3D <&q6apm>; + }; + }; + }; +}; + +&apps_rsc { + regulators-0 { + compatible =3D "qcom,pmm8654au-rpmh-regulators"; + qcom,pmic-id =3D "a"; + + vreg_l3a: ldo3 { + regulator-name =3D "vreg_l3a"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l4a: ldo4 { + regulator-name =3D "vreg_l4a"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l5a: ldo5 { + regulator-name =3D "vreg_l5a"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l6a: ldo6 { + regulator-name =3D "vreg_l6a"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l7a: ldo7 { + regulator-name =3D "vreg_l7a"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l8a: ldo8 { + regulator-name =3D "vreg_l8a"; + regulator-min-microvolt =3D <2504000>; + regulator-max-microvolt =3D <2960000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l9a: ldo9 { + regulator-name =3D "vreg_l9a"; + regulator-min-microvolt =3D <2970000>; + regulator-max-microvolt =3D <3072000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s4a: smps4 { + regulator-name =3D "vreg_s4a"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + }; + + vreg_s9a: smps9 { + regulator-name =3D "vreg_s9a"; + regulator-min-microvolt =3D <1352000>; + regulator-max-microvolt =3D <1352000>; + regulator-initial-mode =3D ; + }; + }; + + regulators-1 { + compatible =3D "qcom,pmm8654au-rpmh-regulators"; + qcom,pmic-id =3D "c"; + + vreg_l1c: ldo1 { + regulator-name =3D "vreg_l1c"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <500000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2c: ldo2 { + regulator-name =3D "vreg_l2c"; + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <904000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l4c: ldo4 { + regulator-name =3D "vreg_l4c"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l6c: ldo6 { + regulator-name =3D "vreg_l6c"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l7c: ldo7 { + regulator-name =3D "vreg_l7c"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l8c: ldo8 { + regulator-name =3D "vreg_l8c"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l9c: ldo9 { + regulator-name =3D "vreg_l9c"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_s5c: smps5 { + regulator-name =3D "vreg_s5c"; + regulator-min-microvolt =3D <1104000>; + regulator-max-microvolt =3D <1104000>; + regulator-initial-mode =3D ; + }; + }; +}; + +ðernet0 { + phy-mode =3D "2500base-x"; + phy-handle =3D <&hsgmii_phy0>; + + pinctrl-0 =3D <ðernet0_default>; + pinctrl-names =3D "default"; + + snps,mtl-rx-config =3D <&mtl_rx_setup>; + snps,mtl-tx-config =3D <&mtl_tx_setup>; + nvmem-cells =3D <&mac_addr0>; + nvmem-cell-names =3D "mac-address"; + + status =3D "okay"; + + mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + hsgmii_phy0: ethernet-phy@1c { + compatible =3D "ethernet-phy-id004d.d101"; + reg =3D <0x1c>; + reset-gpios =3D <&tlmm 31 GPIO_ACTIVE_LOW>; + reset-assert-us =3D <11000>; + reset-deassert-us =3D <70000>; + }; + }; + + mtl_rx_setup: rx-queues-config { + snps,rx-queues-to-use =3D <4>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,map-to-dma-channel =3D <0x0>; + snps,route-up; + snps,priority =3D <0x1>; + }; + + queue1 { + snps,dcb-algorithm; + snps,map-to-dma-channel =3D <0x1>; + snps,route-ptp; + }; + + queue2 { + snps,avb-algorithm; + snps,map-to-dma-channel =3D <0x2>; + snps,route-avcp; + }; + + queue3 { + snps,avb-algorithm; + snps,map-to-dma-channel =3D <0x3>; + snps,priority =3D <0xc>; + }; + }; + + mtl_tx_setup: tx-queues-config { + snps,tx-queues-to-use =3D <4>; + + queue0 { + snps,dcb-algorithm; + }; + + queue1 { + snps,dcb-algorithm; + }; + + queue2 { + snps,avb-algorithm; + snps,send_slope =3D <0x1000>; + snps,idle_slope =3D <0x1000>; + snps,high_credit =3D <0x3e800>; + snps,low_credit =3D <0xffc18000>; + }; + + queue3 { + snps,avb-algorithm; + snps,send_slope =3D <0x1000>; + snps,idle_slope =3D <0x1000>; + snps,high_credit =3D <0x3e800>; + snps,low_credit =3D <0xffc18000>; + }; + }; +}; + +&gpi_dma0 { + status =3D "okay"; +}; + +&gpi_dma1 { + status =3D "okay"; +}; + +&i2c1 { + pinctrl-0 =3D <&qup_i2c1_default>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + fan_controller: fan@18 { + compatible =3D "ti,amc6821"; + reg =3D <0x18>; + #pwm-cells =3D <2>; + + fan { + pwms =3D <&fan_controller 40000 PWM_POLARITY_INVERTED>; + }; + }; + + eeprom0: eeprom@50 { + compatible =3D "atmel,24c256"; + reg =3D <0x50>; + pagesize =3D <64>; + + nvmem-layout { + compatible =3D "fixed-layout"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + mac_addr0: mac-addr@0 { + reg =3D <0x0 0x6>; + }; + }; + }; +}; + +&i2c15 { + pinctrl-0 =3D <&qup_i2c15_default>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + expander0: gpio@38 { + compatible =3D "ti,tca9538"; + reg =3D <0x38>; + #gpio-cells =3D <2>; + gpio-controller; + #interrupt-cells =3D <2>; + interrupt-controller; + interrupts-extended =3D <&tlmm 56 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&expander0_int>; + pinctrl-names =3D "default"; + }; + + expander1: gpio@39 { + compatible =3D "ti,tca9538"; + reg =3D <0x39>; + #gpio-cells =3D <2>; + gpio-controller; + #interrupt-cells =3D <2>; + interrupt-controller; + interrupts-extended =3D <&tlmm 16 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&expander1_int>; + pinctrl-names =3D "default"; + }; + + expander2: gpio@3a { + compatible =3D "ti,tca9538"; + reg =3D <0x3a>; + #gpio-cells =3D <2>; + gpio-controller; + #interrupt-cells =3D <2>; + interrupt-controller; + interrupts-extended =3D <&tlmm 95 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&expander2_int>; + pinctrl-names =3D "default"; + }; + + expander3: gpio@3b { + compatible =3D "ti,tca9538"; + reg =3D <0x3b>; + #gpio-cells =3D <2>; + gpio-controller; + #interrupt-cells =3D <2>; + interrupt-controller; + interrupts-extended =3D <&tlmm 24 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&expander3_int>; + pinctrl-names =3D "default"; + }; + + expander4: gpio@3c { + compatible =3D "ti,tca9538"; + reg =3D <0x3c>; + #gpio-cells =3D <2>; + gpio-controller; + #interrupt-cells =3D <2>; + interrupt-controller; + interrupts-extended =3D <&tlmm 96 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&expander4_int>; + pinctrl-names =3D "default"; + }; + + expander5: gpio@3d { + compatible =3D "ti,tca9538"; + reg =3D <0x3d>; + #gpio-cells =3D <2>; + gpio-controller; + #interrupt-cells =3D <2>; + interrupt-controller; + interrupts-extended =3D <&tlmm 3 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&expander5_int>; + pinctrl-names =3D "default"; + }; + + expander6: gpio@3e { + compatible =3D "ti,tca9538"; + reg =3D <0x3e>; + #gpio-cells =3D <2>; + gpio-controller; + #interrupt-cells =3D <2>; + interrupt-controller; + interrupts-extended =3D <&tlmm 52 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&expander6_int>; + pinctrl-names =3D "default"; + }; +}; + +&iris { + status =3D "okay"; +}; + +&pcie0 { + pinctrl-0 =3D <&pcie0_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcie0_phy { + vdda-phy-supply =3D <&vreg_l6a>; + vdda-pll-supply =3D <&vreg_l5a>; + + status =3D "okay"; +}; + +&pcie1 { + pinctrl-0 =3D <&pcie1_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcie1_phy { + vdda-phy-supply =3D <&vreg_l6a>; + vdda-pll-supply =3D <&vreg_l5a>; + + status =3D "okay"; +}; + +&pcieport0 { + reset-gpios =3D <&tlmm 2 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 0 GPIO_ACTIVE_HIGH>; +}; + +&pcieport1 { + reset-gpios =3D <&tlmm 23 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 21 GPIO_ACTIVE_HIGH>; +}; + +&qupv3_id_0 { + firmware-name =3D "qcom/qcs8300/qupv3fw.elf"; + + status =3D "okay"; +}; + +&qupv3_id_1 { + firmware-name =3D "qcom/qcs8300/qupv3fw.elf"; + + status =3D "okay"; +}; + +&remoteproc_adsp { + firmware-name =3D "qcom/qcs8300/adsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_cdsp { + firmware-name =3D "qcom/qcs8300/cdsp0.mbn"; + + status =3D "okay"; +}; + +&remoteproc_gpdsp { + firmware-name =3D "qcom/qcs8300/gpdsp0.mbn"; + + status =3D "okay"; +}; + +&serdes0 { + phy-supply =3D <&vreg_l4a>; + + status =3D "okay"; +}; + +&spi10 { + status =3D "okay"; + + tpm@0 { + compatible =3D "st,st33htpm-spi", "tcg,tpm_tis-spi"; + reg =3D <0>; + spi-max-frequency =3D <20000000>; + }; +}; + +&tlmm { + + pcie0_default_state: pcie0-default-state { + wake-pins { + pins =3D "gpio0"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + + clkreq-pins { + pins =3D "gpio1"; + function =3D "pcie0_clkreq"; + drive-strength =3D <2>; + bias-pull-up; + }; + + perst-pins { + pins =3D "gpio2"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + }; + + expander5_int: expander5-int-state { + pins =3D "gpio3"; + function =3D "gpio"; + bias-pull-up; + }; + + ethernet0_default: ethernet0-default-state { + ethernet0_mdc: ethernet0-mdc-pins { + pins =3D "gpio5"; + function =3D "emac0_mdc"; + drive-strength =3D <16>; + bias-pull-up; + }; + + ethernet0_mdio: ethernet0-mdio-pins { + pins =3D "gpio6"; + function =3D "emac0_mdio"; + drive-strength =3D <16>; + bias-pull-up; + }; + }; + + expander1_int: expander1-int-state { + pins =3D "gpio16"; + function =3D "gpio"; + bias-pull-up; + }; + + qup_i2c1_default: qup-i2c1-state { + pins =3D "gpio19", "gpio20"; + function =3D "qup0_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c1_default: qup-i2c1-state { + pins =3D "gpio19", "gpio20"; + function =3D "qup0_se1"; + drive-strength =3D <2>; + bias-pull-up; + }; + + pcie1_default_state: pcie1-default-state { + wake-pins { + pins =3D "gpio21"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + + clkreq-pins { + pins =3D "gpio22"; + function =3D "pcie1_clkreq"; + drive-strength =3D <2>; + bias-pull-up; + }; + + perst-pins { + pins =3D "gpio23"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + }; + + expander3_int: expander3-int-state { + pins =3D "gpio24"; + function =3D "gpio"; + bias-pull-up; + }; + + expander6_int: expander6-int-state { + pins =3D "gpio52"; + function =3D "gpio"; + bias-pull-up; + }; + + expander0_int: expander0-int-state { + pins =3D "gpio56"; + function =3D "gpio"; + bias-pull-up; + }; + + qup_i2c15_default: qup-i2c15-state { + pins =3D "gpio91", "gpio92"; + function =3D "qup1_se7"; + drive-strength =3D <2>; + bias-pull-up; + }; + + expander2_int: expander2-int-state { + pins =3D "gpio95"; + function =3D "gpio"; + bias-pull-up; + }; + + expander4_int: expander4-int-state { + pins =3D "gpio96"; + function =3D "gpio"; + bias-pull-up; + }; +}; + +&uart7 { + status =3D "okay"; +}; + +&ufs_mem_hc { + reset-gpios =3D <&tlmm 133 GPIO_ACTIVE_LOW>; + vcc-supply =3D <&vreg_l8a>; + vcc-max-microamp =3D <1100000>; + vccq-supply =3D <&vreg_l4c>; + vccq-max-microamp =3D <1200000>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l4a>; + vdda-pll-supply =3D <&vreg_l5a>; + + status =3D "okay"; +}; + +&usb_1 { + dr_mode =3D "peripheral"; + + status =3D "okay"; +}; + +&usb_1_hsphy { + vdda-pll-supply =3D <&vreg_l7a>; + vdda18-supply =3D <&vreg_l7c>; + vdda33-supply =3D <&vreg_l9a>; + + status =3D "okay"; +}; + +&usb_qmpphy { + vdda-phy-supply =3D <&vreg_l7a>; + vdda-pll-supply =3D <&vreg_l5a>; + + status =3D "okay"; +}; --=20 2.34.1