From nobody Wed Apr 1 23:50:26 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DAD0A3EDAC3 for ; Wed, 1 Apr 2026 10:25:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775039107; cv=none; b=RDvdXAD5kG1VCKyF9UgfC9XVRyq1jClrfWEKmZ0I/LGVOm6V46jmW1kZ7AEGPxrqmBog7zOKCwt37QELU/LmFpwYNSPcgTtMA/QIQM8DgM1BvhPMG2WxNtZ7kdrNgAZ2d2Gjg8fL59czE07DMCfz62pC28Kpsxf6Ppx980l0rJM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775039107; c=relaxed/simple; bh=3E5JRSXQmw0P9c8qjzE7adbTq/jY2GS7bNarfyNVhIA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=oJyiycbT/IrqQPoGcexqPO0y9yPLCgvEFPosN3hCCsaXKaQjzX/XununDKSME+94lLVIN3cDeVfal3ipJi3OX8vXJUUkpCueSLdGe8Yn+ie9Q2h2tVmHeoA3q46pZY4nV3AFCKtYIWyPR+6Ud78oxVPJTqeQ9mb0mqtJsk6GLlY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=hClBUgLg; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=PcEk0Qba; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="hClBUgLg"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="PcEk0Qba" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 631ADBBH1579362 for ; Wed, 1 Apr 2026 10:25:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= qhidriV3hP32GGoYcyHcUN1/C7A1/r4FpZPvF+PAnww=; b=hClBUgLgY4wcw97D 0G6VLoQzQp98/wqYGlikunGTLPUNAfuEGIAyInWPaDI9T2JRc8lgs0Vd3+VH/NGP y59psqVcXlK8vDLHnap+37PcGWN0X1JiiDyxHVWU0zHbK+MH9Kfj93VGOYLvYZTQ LAuMDO1SStLzpfJ0zkwTfih3957WzUVzfQwdARvR+A/zdQbASH50WQXEAHjOyft1 N+35h6009oWH9vAy3iEvTbcg0pMeWDQ9T9FRwUzpN/GKH1A2Tv13D6uZAeHVwZk2 BntwU4lSXw3Migv4aWYT/BHsFTiHlIXqEHsQbF4wOKYakL+mfOdZ2NX3eVqL342s q+UV6g== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d8mr2u1bk-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 01 Apr 2026 10:25:03 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-35da4795b3cso10661433a91.2 for ; Wed, 01 Apr 2026 03:25:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1775039103; x=1775643903; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=qhidriV3hP32GGoYcyHcUN1/C7A1/r4FpZPvF+PAnww=; b=PcEk0QbaPQSx/XLhZflYoIbgkvyFLmaQ4qt2z6clF6EAIdtyeHH6TfbgRUcoX5BsYR g69AoPKnbpQnsDbRbA0quAZ/Mao9yajHx6FFSvGVCXY4+Xbqt89ZrIHuTQ+W15Vb/WyK RM98MqOWcPrqSQZloF7A/JbmVAq88+RdD02lYXS5g9xzhsErxSF/aRXTFLbnlQZ4Cfe5 6T+lvY5vxkjm93AZv2ODqmAdZTgLGfaTu9q32kTrh29bgjUAnuY3xpxE5aYP5CvGNGYH 1HMymQfm01t1OM+XmsUA7ROTVEOET7fwcyBANQ2paqFoXeskx/9pXAvSC1aIAvXJGeIY lW9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775039103; x=1775643903; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=qhidriV3hP32GGoYcyHcUN1/C7A1/r4FpZPvF+PAnww=; b=qISEFkhD4Q7Fu5ZVje23nl6aZ9hhSovlTbuyyZvPeemV+d0J8F5bPDoAn2lty0Y3WD RbBqe5xWmT8UkUAhtDd4JjkFBp7tRg1zqD/ffmI/hkGrGtHWDQ8QBaT3MNKx2FHoXI1s HxjxGI1T/sLPvl1D8l/mi8Mfm67lw/++oY7b5/8WiW152HZAFdZzuhgC9Nu/ao0a//3N tRz5V3SyTt6OzkDhrRQHMStimeWvDvwkFJwm3IMmx6lP+oxxr83uTM7Z/AO/d/nNCObs pOfW3Ggfp+Eq9qnMq9ULW/cSm0oG6TmCMJwpKjFzXYqqQ5SpQDwq+Ovxa+H23mkKG6aY XQPg== X-Forwarded-Encrypted: i=1; AJvYcCUT1R+OvphTDwZ0VyJjMl7csmXyer2hHyg/A+ZgY9ELCW+dKbHXgFYNlhXyAtRice0Vif0uPtPBSdmQqTs=@vger.kernel.org X-Gm-Message-State: AOJu0Yy0JSPpbcaKxpCMBhhttEQZRsbjIAPNCQkXPNQaWuHgOdq9Q/7d tYolln36LtQYO/e3THr5KAFHtPtmJpUYe/gOrVZskYDdXegZXTZaVMu4s9BRQROrcdTXfT11wsZ 4UB8nVk6Rlbn1rihOyFqAGSisfthGhPGkZlRYhtBxjhzFtzplw+N6pX84q2lZGbSJYgM= X-Gm-Gg: ATEYQzy/6fZW783jIeafrApihOylXGGW8i0tD9dhjvJY5iFjXjIvUQOJeSCK/1GbFva bZsQPFs4UiGpgxFd/Zv8g3cD8yhm0/nPkThi7/U8qLPAbWOr86GGqoZnFFd3bKpAd3OYfasofZk MUPb3a8DmBluGoMDNLyM8LfC/cJHUxliW8QZSCMj+QK8dGQAf/LWiU3xrkHEIU4KIsJEBEEN/Ld MxaaZs8AwEgG4STs9x3yd4QMPk0G7ObeIZvODjE+O1j1ElGmjZL4lnedvj/VxxFypagQKMy7Hzr 6xes56Uj79dxJhso8oEUWJvZACAtK1AmLHyekVF7MEZYF7JAUCg3WC7peH4L+Qpera9Mf7k6k/F M53TFK7N0yodqTakU+bpbxusYf1wH5MKjOjigSDs5RqakvAEYr4VCk/wa701bZR3vNOejgSJojx gzixw+KdpodYgPGAN0P9jj X-Received: by 2002:a05:6a20:9144:b0:39b:e321:784f with SMTP id adf61e73a8af0-39ef76ae13bmr3332279637.40.1775039102545; Wed, 01 Apr 2026 03:25:02 -0700 (PDT) X-Received: by 2002:a05:6a20:9144:b0:39b:e321:784f with SMTP id adf61e73a8af0-39ef76ae13bmr3332250637.40.1775039102067; Wed, 01 Apr 2026 03:25:02 -0700 (PDT) Received: from WANGAOW-LAB01.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82ca843bd8bsm13348329b3a.10.2026.04.01.03.24.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 01 Apr 2026 03:25:01 -0700 (PDT) From: Wangao Wang Date: Wed, 01 Apr 2026 18:24:40 +0800 Subject: [PATCH v4 3/5] media: iris: Add platform data for X1P42100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260401-enable_iris_on_purwa-v4-3-ca784552a3e9@oss.qualcomm.com> References: <20260401-enable_iris_on_purwa-v4-0-ca784552a3e9@oss.qualcomm.com> In-Reply-To: <20260401-enable_iris_on_purwa-v4-0-ca784552a3e9@oss.qualcomm.com> To: Bryan O'Donoghue , Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Wangao Wang X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1775039081; l=7783; i=wangao.wang@oss.qualcomm.com; s=20251021; h=from:subject:message-id; bh=3E5JRSXQmw0P9c8qjzE7adbTq/jY2GS7bNarfyNVhIA=; b=Ry7rRYlJdB6L9dJwtGkwia5BIdmN0CPeGj2AS6So2peYwEzG32d2E79KEuS3SzUt5pjTSLlhx vaCF2kLpNgfDa6E0WNPxpnMpZmwv+OFRxH5MffB0xgX2hack8ptvVBa X-Developer-Key: i=wangao.wang@oss.qualcomm.com; a=ed25519; pk=bUPgYblBUAsoPyGfssbNR7ZXUSGF8v1VF4FJzSO6/aA= X-Authority-Analysis: v=2.4 cv=B+O0EetM c=1 sm=1 tr=0 ts=69ccf27f cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=jfxm0zpEqxNMAX7I8EwA:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-ORIG-GUID: B-6P2KUZxTYOzOHxkaX7HGDNffSoTBgt X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDAxMDA5NCBTYWx0ZWRfX8RhYO2t0t4sX +Dkcdfxo8fUC2IzMsZv9cmu5B/qFEhKsrzruQpNV/fceDj7wT/uq/z76nhAJ2Dlh0OKaA1hBdSt C4mS1+Sz/h4hr5qx+sOph7bmKasQIWb/WeRnGnYgfly9kF9STvhGuR/k9QazEH02kKFqbAeAwEB oeKmaX7BMjj5lMe6E4eU+FT3BjBShBp9RSKpjsTs/5kWCG05CAUcRHCy1ywraNSMJc2O+hlutnw a73pNtI627aNoXXB/l8YHZDWqvhs3EuxXkfHWfVkwFZELv7NHRZ/oFsyIJHEsa3HOcWct6Cjj5F 9GmNBWwLaoW7dElatfTMcaFWU/IjMFFe8eI5anBqPN30bDqXtqEz+PxIrrpef3QyuUdgXcBIyhk UJhKMFvuhrMzSMBagWndjZ2YUpQRcNvfkEkaFuG+L1/LdJ8ycNJ8Jg+3hedEUWg6NIJ+jU0ezpg pdw3RqK3YsoBx2InXtQ== X-Proofpoint-GUID: B-6P2KUZxTYOzOHxkaX7HGDNffSoTBgt X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-01_03,2026-04-01_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 adultscore=0 malwarescore=0 lowpriorityscore=0 spamscore=0 clxscore=1015 suspectscore=0 phishscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2604010094 Introduce platform data for X1P42100, derived from SM8550 but using a different clock configuration and a dedicated OPP setup. Signed-off-by: Wangao Wang --- .../platform/qcom/iris/iris_platform_common.h | 1 + .../media/platform/qcom/iris/iris_platform_gen2.c | 97 ++++++++++++++++++= ++++ .../platform/qcom/iris/iris_platform_x1p42100.h | 22 +++++ drivers/media/platform/qcom/iris/iris_probe.c | 4 + 4 files changed, 124 insertions(+) diff --git a/drivers/media/platform/qcom/iris/iris_platform_common.h b/driv= ers/media/platform/qcom/iris/iris_platform_common.h index 5a489917580eb10022fdcb52f7321a915e8b239d..2e97360ddcd56a4b61fb296782b= 0c914b6154784 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_common.h +++ b/drivers/media/platform/qcom/iris/iris_platform_common.h @@ -47,6 +47,7 @@ extern const struct iris_platform_data sm8250_data; extern const struct iris_platform_data sm8550_data; extern const struct iris_platform_data sm8650_data; extern const struct iris_platform_data sm8750_data; +extern const struct iris_platform_data x1p42100_data; =20 enum platform_clk_type { IRIS_AXI_CLK, /* AXI0 in case of platforms with multiple AXI clocks */ diff --git a/drivers/media/platform/qcom/iris/iris_platform_gen2.c b/driver= s/media/platform/qcom/iris/iris_platform_gen2.c index 5da90d47f9c6eab4a7e6b17841fdc0e599397bf7..aac72900c0292040500ec4dcde9= bd6e7da225fd4 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_gen2.c +++ b/drivers/media/platform/qcom/iris/iris_platform_gen2.c @@ -15,6 +15,7 @@ #include "iris_platform_qcs8300.h" #include "iris_platform_sm8650.h" #include "iris_platform_sm8750.h" +#include "iris_platform_x1p42100.h" =20 #define VIDEO_ARCH_LX 1 #define BITRATE_MAX 245000000 @@ -1317,3 +1318,99 @@ const struct iris_platform_data qcs8300_data =3D { .enc_op_int_buf_tbl =3D sm8550_enc_op_int_buf_tbl, .enc_op_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_enc_op_int_buf_tbl), }; + +const struct iris_platform_data x1p42100_data =3D { + .get_instance =3D iris_hfi_gen2_get_instance, + .init_hfi_command_ops =3D iris_hfi_gen2_command_ops_init, + .init_hfi_response_ops =3D iris_hfi_gen2_response_ops_init, + .get_vpu_buffer_size =3D iris_vpu_buf_size, + .vpu_ops =3D &iris_vpu3_purwa_ops, + .set_preset_registers =3D iris_set_sm8550_preset_registers, + .icc_tbl =3D sm8550_icc_table, + .icc_tbl_size =3D ARRAY_SIZE(sm8550_icc_table), + .clk_rst_tbl =3D sm8550_clk_reset_table, + .clk_rst_tbl_size =3D ARRAY_SIZE(sm8550_clk_reset_table), + .bw_tbl_dec =3D sm8550_bw_table_dec, + .bw_tbl_dec_size =3D ARRAY_SIZE(sm8550_bw_table_dec), + .pmdomain_tbl =3D sm8550_pmdomain_table, + .pmdomain_tbl_size =3D ARRAY_SIZE(sm8550_pmdomain_table), + .opp_pd_tbl =3D sm8550_opp_pd_table, + .opp_pd_tbl_size =3D ARRAY_SIZE(sm8550_opp_pd_table), + .clk_tbl =3D x1p42100_clk_table, + .clk_tbl_size =3D ARRAY_SIZE(x1p42100_clk_table), + .opp_clk_tbl =3D x1p42100_opp_clk_table, + /* Upper bound of DMA address range */ + .dma_mask =3D 0xe0000000 - 1, + .fwname =3D "qcom/vpu/vpu30_p4.mbn", + .pas_id =3D IRIS_PAS_ID, + .inst_iris_fmts =3D platform_fmts_sm8550_dec, + .inst_iris_fmts_size =3D ARRAY_SIZE(platform_fmts_sm8550_dec), + .inst_caps =3D &platform_inst_cap_sm8550, + .inst_fw_caps_dec =3D inst_fw_cap_sm8550_dec, + .inst_fw_caps_dec_size =3D ARRAY_SIZE(inst_fw_cap_sm8550_dec), + .inst_fw_caps_enc =3D inst_fw_cap_sm8550_enc, + .inst_fw_caps_enc_size =3D ARRAY_SIZE(inst_fw_cap_sm8550_enc), + .tz_cp_config_data =3D tz_cp_config_sm8550, + .tz_cp_config_data_size =3D ARRAY_SIZE(tz_cp_config_sm8550), + .core_arch =3D VIDEO_ARCH_LX, + .hw_response_timeout =3D HW_RESPONSE_TIMEOUT_VALUE, + .ubwc_config =3D &ubwc_config_sm8550, + .num_vpp_pipe =3D 1, + .max_session_count =3D 16, + .max_core_mbpf =3D NUM_MBS_8K * 2, + .max_core_mbps =3D ((7680 * 4320) / 256) * 60, + .dec_input_config_params_default =3D + sm8550_vdec_input_config_params_default, + .dec_input_config_params_default_size =3D + ARRAY_SIZE(sm8550_vdec_input_config_params_default), + .dec_input_config_params_hevc =3D + sm8550_vdec_input_config_param_hevc, + .dec_input_config_params_hevc_size =3D + ARRAY_SIZE(sm8550_vdec_input_config_param_hevc), + .dec_input_config_params_vp9 =3D + sm8550_vdec_input_config_param_vp9, + .dec_input_config_params_vp9_size =3D + ARRAY_SIZE(sm8550_vdec_input_config_param_vp9), + .dec_input_config_params_av1 =3D + sm8550_vdec_input_config_param_av1, + .dec_input_config_params_av1_size =3D + ARRAY_SIZE(sm8550_vdec_input_config_param_av1), + .dec_output_config_params =3D + sm8550_vdec_output_config_params, + .dec_output_config_params_size =3D + ARRAY_SIZE(sm8550_vdec_output_config_params), + + .enc_input_config_params =3D + sm8550_venc_input_config_params, + .enc_input_config_params_size =3D + ARRAY_SIZE(sm8550_venc_input_config_params), + .enc_output_config_params =3D + sm8550_venc_output_config_params, + .enc_output_config_params_size =3D + ARRAY_SIZE(sm8550_venc_output_config_params), + + .dec_input_prop =3D sm8550_vdec_subscribe_input_properties, + .dec_input_prop_size =3D ARRAY_SIZE(sm8550_vdec_subscribe_input_propertie= s), + .dec_output_prop_avc =3D sm8550_vdec_subscribe_output_properties_avc, + .dec_output_prop_avc_size =3D + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_avc), + .dec_output_prop_hevc =3D sm8550_vdec_subscribe_output_properties_hevc, + .dec_output_prop_hevc_size =3D + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_hevc), + .dec_output_prop_vp9 =3D sm8550_vdec_subscribe_output_properties_vp9, + .dec_output_prop_vp9_size =3D + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_vp9), + .dec_output_prop_av1 =3D sm8550_vdec_subscribe_output_properties_av1, + .dec_output_prop_av1_size =3D + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_av1), + + .dec_ip_int_buf_tbl =3D sm8550_dec_ip_int_buf_tbl, + .dec_ip_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_dec_ip_int_buf_tbl), + .dec_op_int_buf_tbl =3D sm8550_dec_op_int_buf_tbl, + .dec_op_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_dec_op_int_buf_tbl), + + .enc_ip_int_buf_tbl =3D sm8550_enc_ip_int_buf_tbl, + .enc_ip_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_enc_ip_int_buf_tbl), + .enc_op_int_buf_tbl =3D sm8550_enc_op_int_buf_tbl, + .enc_op_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_enc_op_int_buf_tbl), +}; diff --git a/drivers/media/platform/qcom/iris/iris_platform_x1p42100.h b/dr= ivers/media/platform/qcom/iris/iris_platform_x1p42100.h new file mode 100644 index 0000000000000000000000000000000000000000..d89acfbc1233dad0692f6c13c3f= c22b10e5bdd80 --- /dev/null +++ b/drivers/media/platform/qcom/iris/iris_platform_x1p42100.h @@ -0,0 +1,22 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef __IRIS_PLATFORM_X1P42100_H__ +#define __IRIS_PLATFORM_X1P42100_H__ + +static const struct platform_clk_data x1p42100_clk_table[] =3D { + {IRIS_AXI_CLK, "iface" }, + {IRIS_CTRL_CLK, "core" }, + {IRIS_HW_CLK, "vcodec0_core" }, + {IRIS_BSE_HW_CLK, "vcodec0_bse" }, +}; + +static const char *const x1p42100_opp_clk_table[] =3D { + "vcodec0_core", + "vcodec0_bse", + NULL, +}; + +#endif diff --git a/drivers/media/platform/qcom/iris/iris_probe.c b/drivers/media/= platform/qcom/iris/iris_probe.c index ddaacda523ecb9990af0dd0640196223fbcc2cab..287f615dfa6479964ed68649f28= 29b5bbeed6cd6 100644 --- a/drivers/media/platform/qcom/iris/iris_probe.c +++ b/drivers/media/platform/qcom/iris/iris_probe.c @@ -374,6 +374,10 @@ static const struct of_device_id iris_dt_match[] =3D { .compatible =3D "qcom,sm8750-iris", .data =3D &sm8750_data, }, + { + .compatible =3D "qcom,x1p42100-iris", + .data =3D &x1p42100_data, + }, { }, }; MODULE_DEVICE_TABLE(of, iris_dt_match); --=20 2.43.0