From nobody Wed Apr 1 09:47:53 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 53D0D3F9F30 for ; Tue, 31 Mar 2026 14:03:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774965789; cv=none; b=jllO9BS6pF5nyxQWebI6+HWJ/uILpc1fbcAX0fi0Xx21qeA/GCKNTa2ki+RpthtYNC3EFPOBvFv5pGpsz8lLO0tc8gosleGOtgTRsmTP3/jYWV13DKUj5W+UnclA8ZqFvZyqCQglgUc27TlF9ipIxSFQXQB8L35OwHIhdLSNBG0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774965789; c=relaxed/simple; bh=KzHdhoCMQgyJWGoIdCC9Jh5y0unUW+Y0BNYSX8B0KH8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=aRQ4WMwgVG/8AulaveyFhSrEORnrbcbdYOzDuxK2O5s6xF1MCSBA0xf5wIvu1DHH8ADxNbbvqX0leXbs05GtKi7varleTquP6jamK48pFlReEBE1LW9T2vnuviNbN088edqHKlr0q7JlhuLGxeugo3AUE/2epMhXCX3HHGs9iv0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=V2CyGtHy; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=HPfa06DM; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="V2CyGtHy"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="HPfa06DM" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62VCNHlm2164532 for ; Tue, 31 Mar 2026 14:03:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 5P1xkOkw4c56Ll3/2kBQjH2iw3bvCvlV9XHDeJBBI50=; b=V2CyGtHyQalbdv3T swj+qwxO4QI8DoIownDlMlBvsa+Z0N5c5T2RG/l6Hu6zTGNjcqaAlcv44l44PpNd H7oOseHfOkmKQnRNnXZoskxwyErGyvYs3617l8v6IrKwCSCPaeb/ihKLFy1X+02C 2sQNcJY4qzT/66BFK9xH572eRkQceCPzWYIm+baX8B3PCs50J6v6r0mLZ75LcaQw GKKpfJO20mmlZ4FcWj7F402jXyp9kmX9VKITbJ+7c89XSXetd5mwEDeuy9ZX1hJf iTXVY/TnFsT7lSEad8YBqdyigWiDYnWYc8i1HwnVBLTcfVq4ADUrYNiNthlzA3zv YNd9WQ== Received: from mail-ua1-f70.google.com (mail-ua1-f70.google.com [209.85.222.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d89ga1tr1-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 31 Mar 2026 14:03:03 +0000 (GMT) Received: by mail-ua1-f70.google.com with SMTP id a1e0cc1a2514c-953b0e67a8bso875443241.2 for ; Tue, 31 Mar 2026 07:03:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774965782; x=1775570582; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=5P1xkOkw4c56Ll3/2kBQjH2iw3bvCvlV9XHDeJBBI50=; b=HPfa06DMVJpWfFwHoAeSVermSQ5dVH6ziMgywUsGhbdIK9AQj9raLKqPqv/NZsyFyX t8B0cNYVlkNRGv6dRVZl0NxdnKw75hTe3M7ZFwJiiEfNIbs7DDahKOxtJuPSizuqAJe5 Y/JVvc+4N0irpAkkD8u/zvDYTxpQu/QwqgCfveeKlar4Xz4AimRmYCeo7QLIY5lPWKz+ zS7IViSeSkx6TeA5z+EESNBwjc2qIil365hnmlj3oUK6WpiZFgjb3UQhYDlZw21jVxKR 9Y4YbIV9xvcAySdpxb225i2xOGcXSxbUQcLTEaG0CIeSRdcLI/OrRdJep2ck+3CrohgX /2GQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774965782; x=1775570582; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=5P1xkOkw4c56Ll3/2kBQjH2iw3bvCvlV9XHDeJBBI50=; b=sGl3/05sk+q8QADJLcZXRTSZIYDFXsE/G1409VA0Qthb7EBIuNZa6zKFhAh++AykWe ytiPSNGAUPziZkpli0wkqPKGo+rSj8iuiatVvCS7f9KloTUoAjhzOoNpaIOFx8qQvLhZ ub0LPFOG946hNfJ6Jnp+jCUn3kEMGULPgVNkjNf63na88wd0jIec+PX0ceBnmd+NwVBv CpcV4jNcsUI15UGcB6wmt7XCAAgyZpPtlNpAzsH72VyZvevO2BJul8bAwJO5i7B7pxQM b9Kj5OmxqHaelwLSrvDHGTSoJL0pVMKBIUv/YiTmqEoM2hYmRnxUBYibdabSjRBpVPJ6 yXDw== X-Forwarded-Encrypted: i=1; AJvYcCV90ai8DCnfxiv6ZVPN3qWqMwHmZCMaKz2T5B8iSWkWSsBIi85ln6bdnzEW/KYnCdKxA1JdG1+4gHKvkzk=@vger.kernel.org X-Gm-Message-State: AOJu0YycDboTe7+sDszoxkBYIrgrN+3N7LLko/Q2WENjMX+37pyoNv7t lLx4r3gAK0Q4hkCqWkjJtUqbA1/D9otkljhz8t/h0LlPOzvwrAQOtZmwSLigHlMza74nh5ymVmc YbV40TA9Gy5LkZBGwHUc5jh3YfbGR+JdJC7zHxSZoFrGdvvTR0pWvUPZWBcRgRBXW25c= X-Gm-Gg: ATEYQzxUwLkfb2U0/MhaOczkjhSnjv0AFW+LgpAqfqogHLu8YPyN/teajNj54KR0IBy 4SykaCoXsnceSWGarW5G0QPfMcd5M8xIjFybRSGd2I5wXbYtChAJJkfVfPTy+1yXP2eX2a4UejX VLq1oAd5fR/VOvSCzEDkSnZO577pjHhrrABEBGWIH0FKqOu41NuUuIs8MbDJ6yZfn67Dc9O6Iee 1E861ET3dl6mgv4rJCxHlxSWS4CPEF9ztK8K0rrswL34LaRXV22JwCNYiaeYe0sCsRKOwdfM5sE S0i8sKTXDtJ4jqTlPVbw48a0HwbSPE9saJDvpB0tnds8U9i0rs5NwYkhzeDNwTYumKtZHkVTF3U 0Wneb2FxU+BHVndeYlkQKfUJiU/OpcmbYbjlNsUBs70qB X-Received: by 2002:a05:6102:3e12:b0:601:f3e0:9e90 with SMTP id ada2fe7eead31-604f92c16b9mr6080336137.30.1774965781880; Tue, 31 Mar 2026 07:03:01 -0700 (PDT) X-Received: by 2002:a05:6102:3e12:b0:601:f3e0:9e90 with SMTP id ada2fe7eead31-604f92c16b9mr6080154137.30.1774965779649; Tue, 31 Mar 2026 07:02:59 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4887e9630ddsm36610895e9.13.2026.03.31.07.02.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Mar 2026 07:02:58 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 31 Mar 2026 16:02:49 +0200 Subject: [PATCH RFC 1/2] arm64: dts: qcom: eliza: Add display (MDSS) with Display CC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260331-dts-qcom-eliza-display-v1-1-856f0b66b282@oss.qualcomm.com> References: <20260331-dts-qcom-eliza-display-v1-0-856f0b66b282@oss.qualcomm.com> In-Reply-To: <20260331-dts-qcom-eliza-display-v1-0-856f0b66b282@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Krzysztof Kozlowski X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=12292; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=KzHdhoCMQgyJWGoIdCC9Jh5y0unUW+Y0BNYSX8B0KH8=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpy9QNmJTxroEWjrG33NsmSLfqulljAJpKAEHcG LuZcLG16rCJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCacvUDQAKCRDBN2bmhouD 1zgHD/9qHb5GqC1XNloATz+S9GVltATISkSwDtEgsbFiZXcA1B3wBV+0Cu2yJjA2Q7a22QiJKz7 SCcFoY1rxvfflHtdFATR0KH3TDfRNZi3Muu7pJSAOi0k0s2+nBZhZruAtWstj6nHHRH/dFWomS5 L8PLcrlR6jiy9TEp6i32QpUcVHORZ2NGI9HWpi1nbxmYvJNzlnswWRedMw/lk20Xvlh64VIHDwm p903+reubAn/ks8aO8Rok4kEtuavA+MSgZfbrvfwGCJjvhQ7qx8a5O36+5HsTjdtMTxAH7VDDlx Rdximcyyp4VK3CAtuzArMFITi2OMSDPMcTBBLAg9d8u9OnWiPwmS156ZwdjJcdihS+eomcrY3ME 2jNvXQ1YciM5ti70e3NvOORivMVI3zTUe72+IIQzxMhLilgA+lkIXAlWdeeedC0EDYwMdr1lsNf lI8TZyoP0vPY6desxd26+JVOSEBUS/ASn6HzLhWLDMs+tlxXuxyXMk+iO/mzU6RrsSXJAELJcFY ttJHOLcYpL7y8t1B/UId9WXD2GNDAsINRDDW2PGSqNykS8Ng3MAKGcBBE5PIiAiamenHx90DJiy IPrFV6UEn26x37j/3WfA2flMazeGSXrM/VZlCl1cGkRHlfoWmqVB1UnKvO2pCLsUtZROr5BZQpa fnPEoebFJEDaCsg== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Authority-Analysis: v=2.4 cv=KJpXzVFo c=1 sm=1 tr=0 ts=69cbd417 cx=c_pps a=R6oCqFB+Yf/t2GF8e0/dFg==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=DjZH3HX0Fn68CDBTfG8A:9 a=NwfCMJqHCpf1d40O:21 a=QEXdDO2ut3YA:10 a=TD8TdBvy0hsOASGTdmB-:22 X-Proofpoint-GUID: kKtSUrS4aocYnB47A4Rb7qDzD70FpUKm X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzMxMDEzNiBTYWx0ZWRfX8cGNMpjYenWG 6jOMaICvJuD0Dj+ZavjKk2D3w1RuAhm1UV529i9aiJS09RBoR/qX4NzdUqjzrnT9HJJVg53NG8o WcyA/a350Q3rSFK4J7fNLj/QtDxRU10sHoVJ3BX1abKF0WxTaH+FHWPr06pftYrVUUMqSPRnl1i JiDIOkwqhawKLhG2sWFp7jX3m4A533dhHcpcGCnjXzKtmhNyOjsBiMIfR/g6I43fU/9nvE16YfU sxy2bXLaqbJrIgUvXInFXtjpyww78hfnjDs2zjeYtqYuQTHMayO7Jg36y39MAP24dmDevApUz3j ktprPDKlkB/pUwcf+w0SrRirewwCcBevEAOD5NHeZERlPl/8TteknhNTtH7fIId81klyzTyjOEl 5yuu39QFAJS3AcC/s8bALkx5o/Uo4V9l6aGnZX5WIOCpiXAkivqBOj5zAEhQXhRBq3MWiGIHnnr xTp1ppLl1mz0ob0YXuQ== X-Proofpoint-ORIG-GUID: kKtSUrS4aocYnB47A4Rb7qDzD70FpUKm X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-31_03,2026-03-31_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 bulkscore=0 priorityscore=1501 adultscore=0 spamscore=0 suspectscore=0 malwarescore=0 clxscore=1015 impostorscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603310136 Add device nodes for almost entire display: MDSS, DPU, DSI, DSI PHYs, DisplayPort and Display Clock Controller. Missing pieces are HDMI PHY and HDMI controller. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Dmitry Baryshkov --- Lack of hardware for HDMI testing, but the work on drivers is in progress. --- arch/arm64/boot/dts/qcom/eliza.dtsi | 433 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 433 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/eliza.dtsi b/arch/arm64/boot/dts/qcom= /eliza.dtsi index 37baa4b240d6..e9b522b88690 100644 --- a/arch/arm64/boot/dts/qcom/eliza.dtsi +++ b/arch/arm64/boot/dts/qcom/eliza.dtsi @@ -3,6 +3,8 @@ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. */ =20 +#include +#include #include #include #include @@ -1035,6 +1037,7 @@ port@2 { reg =3D <2>; =20 usb_dp_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp0_out>; }; }; }; @@ -1131,6 +1134,436 @@ usb_dwc3_ss: endpoint { }; }; =20 + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,eliza-mdss"; + reg =3D <0x0 0x0ae00000 0x0 0x1000>; + reg-names =3D "mdss"; + ranges; + + interrupts =3D ; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&dispcc MDSS_GDSC>; + + iommus =3D <&apps_smmu 0x800 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + + status =3D "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,eliza-dpu"; + reg =3D <0x0 0x0ae01000 0x0 0x93000>, + <0x0 0x0aeb0000 0x0 0x2008>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf1_out: endpoint { + remote-endpoint =3D <&mdss_dsi0_in>; + }; + }; + + port@1 { + reg =3D <1>; + + dpu_intf2_out: endpoint { + remote-endpoint =3D <&mdss_dsi1_in>; + }; + }; + + port@2 { + reg =3D <2>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + /* TODO: HDMI */ + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-150000000 { + opp-hz =3D /bits/ 64 <150000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-207000000 { + opp-hz =3D /bits/ 64 <207000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-342000000 { + opp-hz =3D /bits/ 64 <342000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz =3D /bits/ 64 <417000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz =3D /bits/ 64 <532000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-600000000 { + opp-hz =3D /bits/ 64 <600000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + + opp-660000000 { + opp-hz =3D /bits/ 64 <660000000>; + required-opps =3D <&rpmhpd_opp_turbo>; + }; + }; + }; + + mdss_dsi0: dsi@ae94000 { + compatible =3D "qcom,eliza-dsi-ctrl", "qcom,sm8750-dsi-ctrl", "qcom,md= ss-dsi-ctrl"; + reg =3D <0x0 0x0ae94000 0x0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 4>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_ESC0_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&dispcc DISP_CC_ESYNC0_CLK>, + <&dispcc DISP_CC_OSC_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + phys =3D <&mdss_dsi0_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi0_in: endpoint { + remote-endpoint =3D <&dpu_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi0_out: endpoint { + }; + }; + }; + + mdss_dsi_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-140630000 { + opp-hz =3D /bits/ 64 <140630000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-187500000 { + opp-hz =3D /bits/ 64 <187500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-358000000 { + opp-hz =3D /bits/ 64 <358000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + + mdss_dsi0_phy: phy@ae95000 { + compatible =3D "qcom,eliza-dsi-phy-4nm", "qcom,sm8650-dsi-phy-4nm"; + reg =3D <0x0 0x0ae95000 0x0 0x200>, + <0x0 0x0ae95200 0x0 0x280>, + <0x0 0x0ae95500 0x0 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&bi_tcxo_div2>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + mdss_dsi1: dsi@ae96000 { + compatible =3D "qcom,eliza-dsi-ctrl", "qcom,sm8750-dsi-ctrl", "qcom,md= ss-dsi-ctrl"; + reg =3D <0x0 0x0ae96000 0x0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 5>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE1_CLK>, + <&dispcc DISP_CC_MDSS_BYTE1_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK1_CLK>, + <&dispcc DISP_CC_MDSS_ESC1_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&dispcc DISP_CC_ESYNC1_CLK>, + <&dispcc DISP_CC_OSC_CLK>, + <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + phys =3D <&mdss_dsi1_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi1_in: endpoint { + remote-endpoint =3D <&dpu_intf2_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi1_out: endpoint { + }; + }; + }; + }; + + mdss_dsi1_phy: phy@ae97000 { + compatible =3D "qcom,eliza-dsi-phy-4nm", "qcom,sm8650-dsi-phy-4nm"; + reg =3D <0x0 0x0ae97000 0x0 0x200>, + <0x0 0x0ae97200 0x0 0x280>, + <0x0 0x0ae97500 0x0 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + mdss_dp0: displayport-controller@af54000 { + compatible =3D "qcom,eliza-dp", "qcom,sm8650-dp"; + reg =3D <0x0 0xaf54000 0x0 0x104>, + <0x0 0xaf54200 0x0 0xc0>, + <0x0 0xaf55000 0x0 0x770>, + <0x0 0xaf56000 0x0 0x9c>, + <0x0 0xaf57000 0x0 0x9c>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&dp_opp_table>; + + phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + dp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&usb_dp_qmpphy_dp_in>; + }; + }; + }; + }; + }; + + dispcc: clock-controller@af00000 { + compatible =3D "qcom,eliza-dispcc"; + reg =3D <0x0 0x0af00000 0x0 0x20000>; + + clocks =3D <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&gcc GCC_DISP_AHB_CLK>, + <&sleep_clk>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <0>, /* dp1 */ + <0>, + <0>, /* dp2 */ + <0>, + <0>, /* dp3 */ + <0>, + <0>; /* HDMI phy */ + + power-domains =3D <&rpmhpd RPMHPD_MX>; + required-opps =3D <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + pdc: interrupt-controller@b220000 { compatible =3D "qcom,eliza-pdc", "qcom,pdc"; reg =3D <0x0 0x0b220000 0x0 0x40000>, --=20 2.51.0 From nobody Wed Apr 1 09:47:53 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 55E603F9F5E for ; Tue, 31 Mar 2026 14:03:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774965787; cv=none; b=EeMeWdhDWXCldiC1ZC85D5WtB8Z8CWHgLnmhgzNFxyO/oXqMoHTrQEg4A7/2qTTEYRMcRnRTG0mWiOqzG5W5HUGjzeuxZZgl0wzsfbH/HNDAx1b7qWZ4SfQRkprwkCG0oLKu1zg5Z6QfdJLrTWvXRi8efWmuhEjqvCcaeklk3TU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774965787; c=relaxed/simple; bh=fdkzbqqWSqAqRWw7zg2qcBzkgVtLUE144t0b3+wpNxQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fi+6knBiWGVJauT0Zhx/PYNASEJajgLWNYIh9/yS6E84+MN5RjzvZJtfPfLJd1NeBpSiDHaMpj5liZ69y4uZNgWKtHXOWsrgOlTVQtBvbBXU1vu5rt1ZzAU68iMD905DUxwZOj/8YU7RtzdRJziIDA08OgmAOEguxABOYV3O9+Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=XrPbTj3Z; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=kGr4Op52; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="XrPbTj3Z"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="kGr4Op52" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62VCENRV2164238 for ; Tue, 31 Mar 2026 14:03:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= /EPQc5af+39QtFkyXAVfTMa4eGUdvB3ATryq/oyXf2c=; b=XrPbTj3ZCmOFmoCZ NKvPhqZ4LHy2ck8qOF/JFf4I6nzw63VPYiF8+d3cy9Iglgw+uccLebNr3zjDGCCh gHA/0P3AnTPnE21WE817j6Q3lqYSFijW+n8DpioKQyCfimxoBPvO31l57hJBxUsc bZRNKey5aEBg4r1bUc8NMC/BmLmfhQhJdjPBtWBZ7ouYG8+gJiOsin0tHocRZOEU k3ytO5+B6PKopQgszbZwbIGIo1v+pjDemBZtJ7igjQkDTfXR+cp+gpQN6PaMPM5V 0nFy2HnxXAwtPNYa6XTsPFVg+jw06KbH5f4aBZb6a0wSdmCrKXPVsnH8rEjTtGOP GVemhw== Received: from mail-ua1-f72.google.com (mail-ua1-f72.google.com [209.85.222.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d89ga1tr0-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 31 Mar 2026 14:03:03 +0000 (GMT) Received: by mail-ua1-f72.google.com with SMTP id a1e0cc1a2514c-953cd6f6ebaso633590241.1 for ; Tue, 31 Mar 2026 07:03:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774965782; x=1775570582; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=/EPQc5af+39QtFkyXAVfTMa4eGUdvB3ATryq/oyXf2c=; b=kGr4Op52wCsxfexn2bhjUmVrmPdR51hKZHm7JN2Bbc/MvlrpUN1f3YtG0GQPlHznfk TgNewNwsDLXC+peluLGXw4KQRM7y7CyZ6eYSsuMYkBMnpztUV+n3b5DjSXB+tXTgoKwg QQVLq1QrNvhMfOM3kndrenCzvJioG+0Wj7zVCdRfjo0HSbYn8K0FcBtNwoWLggJvwqbX 0D6Pa4yESCqpvB0bZK69Dac1seh372jqfnToBN8zStJBhDt8g+WguRJSvRh5YeuT2A8+ hmH1E0U1F8H55P7qvGV90zedcJq6Grwpp8lTE3KAmZ6J6HHdv+QhhanqTi3Id7yUqNl6 ojfw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774965782; x=1775570582; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=/EPQc5af+39QtFkyXAVfTMa4eGUdvB3ATryq/oyXf2c=; b=o3752jGwVd2c4kHdUbT6GG8tsgUwtKTeMdCKPsCesO//E4l5ZIQQuGQ2cL4jhxMqT7 Ut+3aIOgf5lTH6o/wtXyVgApN81WjawspAIWuJEfgtHL+pJk9XFHsoKg8itpL3sbUGmo Puol9dcpKnwxSfOya42G7lrJ58yL3f3Sugw9esy86Jg1QiMpXuTdCfWIQGsU4nDArA5E KV3zwODtbmUdSmWE6kU6HD2eH5oiBKUi9rkwZ6ehInzuOd+TXgFh9VBymCruGpVHu5Ro gl0NjWrg67TXccAsPIpO7u5C1ovir3hbW0QDUFggT1LHyGZVxAXACWXSyUuFMuLmQ0+s 2VJA== X-Forwarded-Encrypted: i=1; AJvYcCViRdqayDl/mFt8gPQFeD23j2khyZ7LAiih8CUwTKxjvY60nFbw8RWXaVEHV7MVD9CAfNxIRto5kjvOAVM=@vger.kernel.org X-Gm-Message-State: AOJu0YwTLvpfm2BShipCuxV1L/zgwlIhrIDG4BtdEYHESrlvV6oiBaXJ Ktw7zy+frG3I0O2U8AKr6mFEvoP9hm33ARanJGw90ckRrwYzsG6y74dMtohdQHa+Ut4LFhe0mOK 3LJdfUcuQ4blt95JEDOU9lGovAHCFst2sJEORN/SZ+bt9ixrQrHr4WNwgb3+QPImGWYk= X-Gm-Gg: ATEYQzzCCjr8Yy+/sXRCNcjHFCyzjOkRdNcN8WJWdUPgm8yNwfIXaWxu5HhSi86J47H 1icIKxqESzGm6hGeIzrgqoe2hwE4QeShJWC/1t5GtIQD6/N1gZhsFnDW4rAXjot2X9hDvu574fu ZhmvpgegMkoBJDR55J0gCzBE4Y0piQER0S6MpVnUNUC3FHPidrm3YAZ/IRCg46eWROguXxS8nZd kqrzsz/aG76eX4BPR1DA76xbOqf6DUi5cmBpzxc08NIOiuJ6VTBEB5QFJlTucdW9fa/TzrvaIUr S0VDWLtqUMw9SiIFqBpHs/Xk0tzfFRuko4UCUTCPQdEOY7yzFzi51WneGsRBQLbZ3UV038p2wM7 2SxwazFM5qWFbHx0mhzAbXPvgpBkpHevITQTDmkNEudJM X-Received: by 2002:a05:6102:3f03:b0:604:d2c4:98e5 with SMTP id ada2fe7eead31-604f927d729mr5475016137.21.1774965782014; Tue, 31 Mar 2026 07:03:02 -0700 (PDT) X-Received: by 2002:a05:6102:3f03:b0:604:d2c4:98e5 with SMTP id ada2fe7eead31-604f927d729mr5474956137.21.1774965781494; Tue, 31 Mar 2026 07:03:01 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4887e9630ddsm36610895e9.13.2026.03.31.07.02.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Mar 2026 07:03:00 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 31 Mar 2026 16:02:50 +0200 Subject: [PATCH RFC 2/2] arm64: dts: qcom: eliza-mtp: Enable DSI display panel Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260331-dts-qcom-eliza-display-v1-2-856f0b66b282@oss.qualcomm.com> References: <20260331-dts-qcom-eliza-display-v1-0-856f0b66b282@oss.qualcomm.com> In-Reply-To: <20260331-dts-qcom-eliza-display-v1-0-856f0b66b282@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Krzysztof Kozlowski X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=2029; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=fdkzbqqWSqAqRWw7zg2qcBzkgVtLUE144t0b3+wpNxQ=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpy9QOQlKgtHkQDP+Lv6P1H5as78dgMfFl6DVUi tLTeI7JmeyJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCacvUDgAKCRDBN2bmhouD 1+PjEACBlyEQwvNmUCOtTqZZwkps131Yi7PmSy/4XvwRYvLbezSNdnAftovvcsgvo6fks1/NRuR BDKOumGDYWxLs8h4Bt9DQlHs48LamLQBpnENi3jarDBy/UIfDay/fBk4BwO78n2B6G2gmn+OZ9b 00JabOFCHF/mn7/GARqcqBqd08r/wYaat7e3Y5tyQnFVB2UqItYnaM0htzUMofEdzaUcZRVQ+mF yoYONYynPImHXaf5j5nMnaPaxKgccLHP40/8n+8evRZpW4uzB6z6is0EkOdpX2aDgaCRHeqjo58 ecby7Ln7ehgdlxZc45+WZMnbVzojAAAP/5OaYz3ndGNKWa4NdGu3KY2k65IUlcRu+xX9BOZJ6Pf nMHom/64w8Xr68ZxhNdH65J9uC6jGNKYuJZo6I/pbGeYL5OXCOPltFgy6FIq5q/ze9dbbB4U9ll 7czrx8NS/DLKqEEcVVPlWn6lqWFwZi+se6uGCM3xIaEKAcSpk2/POdVUp6fgW+vf76vK+HHr+Aw q6Ypmh4GZoXpJxAXOAYkFBGWNVIhir1cj2W08EGFPWnVQqeda00pOSgVUfgqYVm8njTALCxX7tX TIipyydVP/CZ1QQzMhLb0I4irIlSANiuXioztZw1U5Om2shIGg1XrjF9Dtumc7ULbzVbB45Eazq XvwrSGXLYzb3XEA== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Authority-Analysis: v=2.4 cv=KJpXzVFo c=1 sm=1 tr=0 ts=69cbd417 cx=c_pps a=ULNsgckmlI/WJG3HAyAuOQ==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=WClv4a58_bZJ7CJg0cMA:9 a=QEXdDO2ut3YA:10 a=1WsBpfsz9X-RYQiigVTh:22 X-Proofpoint-GUID: 32nXuCLPXmiFlFUVlpjLS6qlM0BmnOPV X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzMxMDEzNiBTYWx0ZWRfX5mLe4InSAFGZ ivzruDN3Txzc2RNITysFtJRl7ES/TUXStp+uHtBazJnj351+MTaIo+M7MedIlecugRFTA3KjV3Q 2IIwWALSysDvxedG1lqsgTgh0hMVxbvWTpuLGEICZLNCp5ApCaMsnjGkz2eL0OO7MgHa94UtWbs lCpPYSu9Ar1SDS3Fn+Phrr8EXOULItTq2Vg6qesXS4rxMlq6t4bBmkP7F0OGAcwVmfL6Bl5WCpp okv87e1d8PBPROKaDhvCoCnKHIjzsWIAViDDejXP2ZN4S/OuI8SIVmBaI77Fzgq0o7/RJV0C9W6 r8bFIIA/qRKf3Mb19/p81/LnXREUWyubSGp7ep8PhtGqrY5esv9BD6nsUq4EqRlesU9qMs7veTv 2D2/r+J+JBMhxsHDji1YXFwwUus1CrSOdRrmkDhTXPjBCUKCaqZgJkZM+BceHD6fnPGob0S4hgx bu9YgchwhHEfimzIZmA== X-Proofpoint-ORIG-GUID: 32nXuCLPXmiFlFUVlpjLS6qlM0BmnOPV X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-31_03,2026-03-31_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 bulkscore=0 priorityscore=1501 adultscore=0 spamscore=0 suspectscore=0 malwarescore=0 clxscore=1015 impostorscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603310136 Enable display on Eliza MTP board with Visionox VTDR6130 panel. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/eliza-mtp.dts | 63 ++++++++++++++++++++++++++++++= ++++ 1 file changed, 63 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/eliza-mtp.dts b/arch/arm64/boot/dts/q= com/eliza-mtp.dts index c31f00e36eee..df0cfffcef61 100644 --- a/arch/arm64/boot/dts/qcom/eliza-mtp.dts +++ b/arch/arm64/boot/dts/qcom/eliza-mtp.dts @@ -417,6 +417,48 @@ vreg_l7k: ldo7 { }; }; =20 +&mdss { + status =3D "okay"; +}; + +&mdss_dsi0 { + vdda-supply =3D <&vreg_l4b>; + + status =3D "okay"; + + panel@0 { + compatible =3D "visionox,vtdr6130"; + reg =3D <0>; + + reset-gpios =3D <&tlmm 12 GPIO_ACTIVE_LOW>; + + vci-supply =3D <&vreg_l19b>; + vdd-supply =3D <&vreg_l1g>; + vddio-supply =3D <&vreg_l8b>; + + pinctrl-0 =3D <&disp0_reset_n_active>, <&mdp_vsync>; + pinctrl-1 =3D <&disp0_reset_n_suspend>, <&mdp_vsync>; + pinctrl-names =3D "default", "sleep"; + + port { + panel0_in: endpoint { + remote-endpoint =3D <&mdss_dsi0_out>; + }; + }; + }; +}; + +&mdss_dsi0_out { + remote-endpoint =3D <&panel0_in>; + data-lanes =3D <0 1 2 3>; +}; + +&mdss_dsi0_phy { + vdds-supply =3D <&vreg_l2b>; + + status =3D "okay"; +}; + &pm7550ba_eusb2_repeater { vdd18-supply =3D <&vreg_l7b>; vdd3-supply =3D <&vreg_l17b>; @@ -433,6 +475,27 @@ &tlmm { gpio-reserved-ranges =3D <20 4>, /* NFC SPI */ <111 2>, /* WCN UART1 */ <118 1>; /* NFC Secure I/O */ + + disp0_reset_n_active: disp0-reset-n-active-state { + pins =3D "gpio12"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-disable; + }; + + disp0_reset_n_suspend: disp0-reset-n-suspend-state { + pins =3D "gpio12"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + mdp_vsync: mdp-vsync-state { + pins =3D "gpio17"; + function =3D "mdp_vsync"; + drive-strength =3D <2>; + bias-pull-down; + }; }; =20 &uart14 { --=20 2.51.0