From nobody Wed Apr 1 09:44:33 2026 Received: from CY7PR03CU001.outbound.protection.outlook.com (mail-westcentralusazon11010064.outbound.protection.outlook.com [40.93.198.64]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0D42F322B74; Mon, 30 Mar 2026 14:45:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.93.198.64 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774881951; cv=fail; b=h79DGgGTQzf6QP2I0Iha6Yz2s32cWRDB1VMVmUFZtyStsnsHkRjT6HyDo1np48WNoGkCMzp3DhWwPt8SOEj34FZR+Q082rJS8JUqPYItLjdqqjnL8As9/jlx39CVzQkz4u3lrZCcuGjONBW2XjPUlEhwN4OYQ6q0P2wk75UEAQ4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774881951; c=relaxed/simple; bh=5dfbZN3cfbE09itP6RIr+gzBtx6aMa1BqQvP61Lm6wY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=DCMZJNNzYTOO8t7Wi76UBWbdKLGI5q9bvQ/rwg6qF47+vBx3gUWXBi6YxwUASNFhJ0vFI/DVuY5pzYgk7s/+zpvu/pSKZ4wZdebn+vXBvqDOpQV2irSY/XuKqQr23dcY728Ainz0eNle7Sw+/oSSapbiYyubqIdI2g9WI8NR3JQ= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=ZwEbMMg1; arc=fail smtp.client-ip=40.93.198.64 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="ZwEbMMg1" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=r0dKQVPBAaxj89ScZSvs+gykjbXHXazept6+sZv3RwW10/2Y4e7HKZLaSJWkJvpGEmpHmcZPq+5b2ExqJFxcUgVr8ym9DRCdQxq5NCTw4XXpz0VJhr1HdmhYvA/6NIDeCEEHChdPSt38mO4XjZZY9xefkDJqEyAWVZppyrrLgLVjSmTDXmR9JebvVFCYp0GPk9+zqVFazftgwDWCixEJXwmhRBKQ9/c5n7SSvpi0/BcVkaK4D0CBfkRf3mHYJVY/I4+gXqWmP+dDi78vvWzmIWQO/tCX14rHyZZRiqpY2BmRVrb27JEnWr/1XqFOa4leCzNDkCh12sNi4ACYfGNj6g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=tXmNbv853fCOfQoWNUbUS09+MBhzNx+faVitjwwOBrc=; b=l9m8qbGYnXXhg+ZCP7JeAZML6qluOpaeRql5gg0/NyIZiO0wTEMn8++zQ4EV/AxG1Y0f8QOF3wfoXFXk+OqkZXpL966am4ji0ZnZfNwqAgikHSHPPu5ombPZGCCvK65NAj/qKw3PfX5+nxVZTI/yfEf0nfO0nR3YCBBa6yhWGUSELqbO+8QvWWx9OFIx4wkruBaaDZ2y5xNCBEX7EGAmtZvpIJHuRqhyLE2Z8rKvNY76/AkpjvTyDB19/OEWWeChuWoImB4OG54izKI9Ih/mdGOjYPuh6tTVnyMKLnoyyu0BtS734wzJmz/tuN7ZEOabjWJIXjL5/TSfahvtHBvBjA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=tXmNbv853fCOfQoWNUbUS09+MBhzNx+faVitjwwOBrc=; b=ZwEbMMg1oAqT75ag9AkGCgwmIGfR6ugRjYDyY9tU1bnaXdUiPxaM7HsIsAgFbaTPa5qkEu5MS3EDRqZTHcaLmRNL5ghSN9fC8ZUx8HExCkgtkdQZOucAyJXYmWq7dTVG5iKW6jNNV9r4gu5f/VWlSmVMOyot5D/zPthaFTMot/M46lvKETaKi0TcGlL/sELas3am0ZLio3LdZR6r/TQCnHuDFTxjISmj3lbMYLAYgxw1Z65yVsS38QhORLmM2pfue9t2tUuQWTHLuGEqZUXF2AM49bHjTwwpoD1fKI6S4kkO/UzBgeqhF5CuO0eKWkA3O2hqz9bIRId6u4JkJJj+Rw== Received: from PH8PR07CA0007.namprd07.prod.outlook.com (2603:10b6:510:2cd::23) by SA5PPFB9BA66B77.namprd12.prod.outlook.com (2603:10b6:80f:fc04::8df) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.12; Mon, 30 Mar 2026 14:45:44 +0000 Received: from CY4PEPF0000EE3E.namprd03.prod.outlook.com (2603:10b6:510:2cd:cafe::90) by PH8PR07CA0007.outlook.office365.com (2603:10b6:510:2cd::23) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon, 30 Mar 2026 14:45:43 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CY4PEPF0000EE3E.mail.protection.outlook.com (10.167.242.16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:45:43 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:45:21 -0700 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:45:20 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Mon, 30 Mar 2026 07:45:16 -0700 From: Akhil R To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , "Jonathan Hunter" , Laxman Dewangan , Philipp Zabel , , , , CC: Akhil R Subject: [PATCH v5 01/10] dt-bindings: dma: nvidia,tegra186-gpc-dma: Make reset optional Date: Mon, 30 Mar 2026 20:14:47 +0530 Message-ID: <20260330144456.13551-2-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260330144456.13551-1-akhilrajeev@nvidia.com> References: <20260330144456.13551-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000EE3E:EE_|SA5PPFB9BA66B77:EE_ X-MS-Office365-Filtering-Correlation-Id: ae29e5cf-8216-47b0-a4b2-08de8e6b0578 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700016|1800799024|7416014|376014|82310400026|921020|56012099003|22082099003|18002099003; X-Microsoft-Antispam-Message-Info: Y0I67c16gky285ttvtXIdkhSCwSqXJ6uc5Op6M3JkxRRvMwa8b2Dl9jhZxYEq3Rw9RySnlkL18LFAz6ILn7rfnmdH59W9AIRpFvL/rWaZN/hIw53aIpJshdzLR/H8Ty/mfy1FuX/as0rBtt5zS8XqvRe0fvtJO8x79DVA6rzvxeCiXkbuUnATK90bJMaTMQ7IGGIpQgWKwK452ZwbWyOYXygkVrSM3xfYNuRB5PTLl6xHOlhMsMjb6v0OzqAIHlSADFuCOxdVJtNtOgu6/qgh8PZgFD9JA8XrTbq4RC05c4dt4vkP1yODiSVML+BiLQRVzkoVZpNGleD+CubbrV8/D1srD37XUQmsGHN8YzFiSeZbzxBiEtf5eXdquIDBYe+hq9gIAvmPQh65D1Jyt38V2NVhRAB2plk3o4y3566mN8DKFtB6RURZezAKt5CEOUn7g3ToEt6ojhgmPPr1mqE0LHyQwJV7K2KOPox+xuYLjs3oUyMmhnFK3VOt7otDHCiIAgh4FCYYEqCcwH3saKOm/1EeO4A2DJIs1OjqxQi1m0Znh5cL22JpzRDKEPr0CQ5M+PfwikUh2g6ax/d9ixOM///cVWe96uujXRfXSI2rYWnfP3W1o1AO7QxVtHv4H1hA2gFkmV5ANxd0I/YAv4WUOTIhHgu5QMqJHPF2NJmqXk6jEVnI5NbbwGETUQPwW9sIvR13lWq3+BUbDHw0Ld2hBphP+C0W+sWNxA1WqwniivOZ9giIXgDK+72B8rrZlUw3UZuIumePJCwp91jMWGpdQpuJrnqlUpU7qzAj370PbfvH16AVKGC8y+W3koV2TlR X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(1800799024)(7416014)(376014)(82310400026)(921020)(56012099003)(22082099003)(18002099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: ztOIcAwZLHw9axt13fRpbTH2YugIZudzJjQkd+97HCT64WlttOaCV7viYSe0XUE/dreBSGnxkGqry6csqXSVXfAMTTjtEAa7iXfANZbk6dBh3I56W+LKJAm2Nz99is01GTLCLgzjKuPwlgHzqPz31GCARUh3FWBQeucelPs/FXtRhvlWZ+PbxOdtcXjSFstqWX3E1hKW4isX62M2t77NlCwrfsF2WEij/jiBqm7oDRkar2YW50JtD7Tb4BNYEYBPvylHRtZBoyLD6xoA0SImQ9lLKQVgc+sUBllTShOBdYpC2G040LzNf8rUAJ11gBejd14pRvsJUnnHjCeWwtPRERwp8TBiJa78V1+esizNFn04GY6Vo7WKgKzVNMyvW5N98xkGBobJ9YMXMSnMtxnvusV3MmRLFvttvQXTrjfbOTe5EENRqLPK/awG5SgST48J X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Mar 2026 14:45:43.6452 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ae29e5cf-8216-47b0-a4b2-08de8e6b0578 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000EE3E.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA5PPFB9BA66B77 Content-Type: text/plain; charset="utf-8" On Tegra264, GPCDMA reset control is not exposed to Linux and is handled by the boot firmware. Although reset was not exposed in Tegra234 as well, the firmware supported a dummy reset which just returns success on reset without doing an actual reset. This is also not supported in Tegra264 BPMP. Therefore mark 'reset' and 'reset-names' properties as required only for devices prior to Tegra264. This also necessitates that the Tegra264 compatible be standalone and cannot have the fallback compatible of Tegra186. Since there is no functional impact, we keep reset as required for Tegra234 to avoid breaking the ABI. Fixes: bb8c97571db5 ("dt-bindings: dma: Add Tegra264 compatible string") Signed-off-by: Akhil R Acked-by: Rob Herring (Arm) --- .../bindings/dma/nvidia,tegra186-gpc-dma.yaml | 23 +++++++++++++------ 1 file changed, 16 insertions(+), 7 deletions(-) diff --git a/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.= yaml b/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml index 0dabe9bbb219..64f1e9d9896d 100644 --- a/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml +++ b/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml @@ -15,16 +15,14 @@ maintainers: - Jon Hunter - Rajesh Gumasta =20 -allOf: - - $ref: dma-controller.yaml# - properties: compatible: oneOf: - - const: nvidia,tegra186-gpcdma + - enum: + - nvidia,tegra264-gpcdma + - nvidia,tegra186-gpcdma - items: - enum: - - nvidia,tegra264-gpcdma - nvidia,tegra234-gpcdma - nvidia,tegra194-gpcdma - const: nvidia,tegra186-gpcdma @@ -60,12 +58,23 @@ required: - compatible - reg - interrupts - - resets - - reset-names - "#dma-cells" - iommus - dma-channel-mask =20 +allOf: + - $ref: dma-controller.yaml# + - if: + properties: + compatible: + contains: + enum: + - nvidia,tegra186-gpcdma + then: + required: + - resets + - reset-names + additionalProperties: false =20 examples: --=20 2.50.1 From nobody Wed Apr 1 09:44:33 2026 Received: from PH8PR06CU001.outbound.protection.outlook.com (mail-westus3azon11012061.outbound.protection.outlook.com [40.107.209.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1168E322B96; Mon, 30 Mar 2026 14:46:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.209.61 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774881962; cv=fail; b=hCedjvtzSEAX854f1iBBXWBt7BixV1UcsZjDbPzvbfTkB83/FYkwWP3uYan9gmHo6GMl+c5GMniV8OZp2yiiGcq06D0hqjNRJbX4vmg9or0o5398pv/prElHhOhbdy+NV9rCCvO6dlPOopwWX/4gIpXuPql7GjhACH4No6DnnQc= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774881962; c=relaxed/simple; bh=I9Jf6991WxDcrrVxLgNrTEuMMpB2mQJt80ACs+rMu2s=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=pPn/Hwx8rvINFMq+lW4BgnLMnR3dy9gGMFjzuPfzWzasmTo7Z5LdqKQ9/bihbO/OEphti803yx6UYKZ4vlaY2J7jO4wU46ps0njJjMG4PS1BbzlAsnz6ptJ5fve6t+gb7YYW63QLK2rNruwyuDzOtVMnLnVtCDdnwfbhYXLfdHc= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=c/r+pFCw; arc=fail smtp.client-ip=40.107.209.61 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="c/r+pFCw" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=v3jqkkvX9G/DXra86HcLXRTgTtwIRjtuI7XKfgCsWDdVLgnJJz4ucyp545bVJ/eJzzlWKIhB/Uw9hKwhVUFKno82mkOpVqTVlKDqp3+UsOwbSUDxCLekSUKu1k4AsL4c+KjVbkRQw1pksuaNaCKC5zOH5h4hdN3hZF3NVZ1u1AmzdTaXm4gMmhBr+9KrC6gyodvevKTq6eQgMWSNBW5AFWZK44GVZPSYxrtzD8sqnjXNSMShIKta+kE3kFl6vvkd7kR6nSYQl/sAA3hvw2Qp4ZLRZBcgfIHZfMt3vXoGqbozXYvXmTZqshZpXaYMDuvtM7uXtPJ72VpbBvXf1Z33qA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=mG3HNC59MBDQbzEnowzIv1XlbuWYfwd6rnH3TJgW0Qc=; b=vMsNHlC3Df+b7/B0lykLDhpqy2BHu0c37aHdlZes98p315rBBciZ1H9fTvyF/In+NcPy7OixrCdCwc7MmLFP1jkl+jvXkV6xa5Pml6Q5FrROgeu2rlSSYpcexw+e7vPhBlK3C4fpshtzqdq3F+SnXQyZbuuF/6kesvjWEvg+KLKtmkkkYVGyB/FbVmvXtKqj/ZZo6arvMbTq11qUOg1Ve9zJ2VENXA++yTfddjqU86srXFDvzEHHWs0CU94Z1AM1cfxirQN5e1QTyZ24kSfFUl/6twfP/GTplWNE2AfFd406TAqdKdP1ZcKHN/BNsNu4jXUVsGVspgV3FJOBIcKamw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=mG3HNC59MBDQbzEnowzIv1XlbuWYfwd6rnH3TJgW0Qc=; b=c/r+pFCwZL7FV4XPThYmMgHlRJ9c6PgCh6baH37ALo/4JyVUyVsrZLo5ygtZ1GFt9ZzoZRKSYzWH5ZMXndgRkbjtuIhK9E55GhXctm8+TRBcGCTU2ADYqSeID30v4a5bU78evNnR61Tsa03LJ5WgraRyunkthd3nB6nrJcptO/7gaWtn49fcd1WEme+Mj/yZuOquF0qhBFJ0HG4u4AgG7y8Exnga0MJ4MMIqszSWXJHVW7XZSDQ9GLMAeI3ZKVBKLsdSw24xUOCL3Y+V54Hby/Flv8laxdyr67DLW+zsprOwNIDJXvxEYejglLk6oQZT1sbQPN6cTQsAter38mMLSA== Received: from SJ0PR05CA0017.namprd05.prod.outlook.com (2603:10b6:a03:33b::22) by LV3PR12MB9185.namprd12.prod.outlook.com (2603:10b6:408:199::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.15; Mon, 30 Mar 2026 14:45:56 +0000 Received: from SJ1PEPF0000231B.namprd03.prod.outlook.com (2603:10b6:a03:33b:cafe::43) by SJ0PR05CA0017.outlook.office365.com (2603:10b6:a03:33b::22) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon, 30 Mar 2026 14:45:55 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by SJ1PEPF0000231B.mail.protection.outlook.com (10.167.242.232) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:45:54 +0000 Received: from rnnvmail203.nvidia.com (10.129.68.9) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:45:30 -0700 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail203.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:45:30 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Mon, 30 Mar 2026 07:45:26 -0700 From: Akhil R To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , "Jonathan Hunter" , Laxman Dewangan , Philipp Zabel , , , , CC: Akhil R Subject: [PATCH v5 02/10] arm64: tegra: Remove fallback compatible for GPCDMA Date: Mon, 30 Mar 2026 20:14:48 +0530 Message-ID: <20260330144456.13551-3-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260330144456.13551-1-akhilrajeev@nvidia.com> References: <20260330144456.13551-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ1PEPF0000231B:EE_|LV3PR12MB9185:EE_ X-MS-Office365-Filtering-Correlation-Id: 229ebde6-3d8b-46bc-993a-08de8e6b0c1d X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|7416014|82310400026|376014|1800799024|36860700016|921020|22082099003|18002099003|56012099003; X-Microsoft-Antispam-Message-Info: /WB1F+CcPv/ABf5tyH2mXQEFi75bIPf3wAeRsl7TBm95hnGVa9D6b+fGfqR55tl+r40QXLUCOIo9d7Z+whrCCVcqdqv/UWZvp6SKiB9RGF4EMgsqI4qY2PVJnB6uUVC5xiZgU/ecMnrdv2+DvSnjdHyiwY7yAhbaChnjsC5kn69QzgjYAU1V3uV19frpYYwJIsbrmMlD7WXg3eihzzoOPDyvq+EtmoKv3yRA3K9jVzaqjnEHt7CAnH7RJRPKJdwbGI8LBoHn+zjBkmREjaJbaOJZiG4fgO0mZk9DNcZ7JqPFcGCsCg9fHEai0WThZG8u514ToECyuQncQwTnrFGW/Y6V1j0tYv9QnltvGyHjJ7GE6iIPhigyJJIjYgn9l2gTkpwHKym7RKT5wRxy5FeE8ZNPOnnM4VA1fuIlDkTutf9cQR2WmwrKc3Gkw8J0Fpdn9l/gbW1gchBxJYIhHGfzr8jQMKSSUsrY+on3HdIFw5oM6buvL1XIHIV745W9kbsS2MarMhNkz1zLkpcYVWYOB6Jbb2cU8Vc3xi10I1rNjK1XHivI4snAymX4ptlakWWMxZi1wnmLxT92sJ1OJySifnDPaBhPaS/YLEfQ5I/sUKNt/L8hxd/nTPPLLsmC9cNZ0BTu7GUEg7NXYrCgELQVzt4MEZ7LYtRgSOEIoULLJndCJZcKpUuiCzpKHFGfYiyNtUvghCwJVt9tVQYuelSeKkDQPGMNJI9d8tl+/s0kV2k82r1h4kVsFe65PwhpS3MHqUIsVPVtJKR0Vl1YoJ69dYb902ZEW2/h6s3eOxROqaAzg1xJLRQu266bMVP3FLuA X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(7416014)(82310400026)(376014)(1800799024)(36860700016)(921020)(22082099003)(18002099003)(56012099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: tiPjs+U7hHv3IpYHmzPRJ0mK6MLmY/wzT2Jc5ncw8uV553hMy0dWh6HUJw2wGJhv/sP7Isc9XIzFRbqLHRgSL3s2414MXcyPEY8W1rfHYoSxpBXaZ5Lt6KnV+Xg8BHpSL7VXteXpI6/LQ1IWLL/A2d4IslgGTXUQKIxudgDutH8Bxa5hCqXwcxJX+nYKF0NEiXpOhY2p6EZ5VY6fRQkBZkV0txLTF9GbzTxB571SrFJsjyYUJAaDj7G9EnSPwP/h6GLW8pqx3t73kbEE1O7tr5mKDk0TqCaTene86fXNHrfztal9tq+YhC3KG9Ci34CSXv9vYy6FySQ70HGPQTYxCno/JibyuWE3GKCsYBehGUIAftSk0D3WzOkuefORxuhQ63FSkwQByH8Z0o6NfJb0I/e5SiC+6L8CSATSGYz+JlvBTj0Xs3dtbqKdrIcuvbUD X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Mar 2026 14:45:54.7719 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 229ebde6-3d8b-46bc-993a-08de8e6b0c1d X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ1PEPF0000231B.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV3PR12MB9185 Content-Type: text/plain; charset="utf-8" Remove the fallback compatible string "nvidia,tegra186-gpcdma" for GPCDMA in Tegra264. Tegra186 compatible cannot work on Tegra264 because of the register offset changes and absence of the reset property. Fixes: 65ef237e4810 ("arm64: tegra: Add Tegra264 support") Signed-off-by: Akhil R --- arch/arm64/boot/dts/nvidia/tegra264.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra264.dtsi b/arch/arm64/boot/dts= /nvidia/tegra264.dtsi index 24cc2c51a272..af077420d7d9 100644 --- a/arch/arm64/boot/dts/nvidia/tegra264.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra264.dtsi @@ -3208,7 +3208,7 @@ agic_page5: interrupt-controller@99b0000 { }; =20 gpcdma: dma-controller@8400000 { - compatible =3D "nvidia,tegra264-gpcdma", "nvidia,tegra186-gpcdma"; + compatible =3D "nvidia,tegra264-gpcdma"; reg =3D <0x0 0x08400000 0x0 0x210000>; interrupts =3D , , --=20 2.50.1 From nobody Wed Apr 1 09:44:33 2026 Received: from BYAPR05CU005.outbound.protection.outlook.com (mail-westusazon11010001.outbound.protection.outlook.com [52.101.85.1]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4B7D4322C88; Mon, 30 Mar 2026 14:46:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.85.1 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774881976; cv=fail; b=meawswPfu6wfjbm3cIDEXX6lMCQWRiGPrU3sNkfZ6TjJeRIqW0uQ84Lwj5ndIYa6yGJ7dU7zZpFn7lvYvkB9Q7GWDU4BxKlQUVUSHAV9kjOXxhlUtUNTK3BaSx7wdfAgLsp58EMCSLV/xVMtDpfcIHxOCSrhS53BwZBATiZkOuU= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774881976; c=relaxed/simple; bh=Ngs8EPNMcbZmCb7C00t2bDxa3rlI6qLzn7lzhHMz14M=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=PLBhW2T7BzfXqDmJApqqK3f4j0/A7mmA4RdfnQIzm2m2ft7cQKnctZdg+B+TD/nLhMS31im784QTAjT/uAqwYKlIQx/hlkq+EFVS1nGq05lP6cGo7/DkbgqnfLgTW0zIaJQJyz1W9Mv5l8rQnkX/rjt3kuhkHXzoqU7whWr50TE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=lNPSVNld; arc=fail smtp.client-ip=52.101.85.1 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="lNPSVNld" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=PVUnjMuZxi/aDdNtzHWl+fUV6GGhjfQmmfpGR0FUHqjxeigb3G7+EG4fQx3J22cPbgIKOQwC5aYcSuv9PIyVa/xpsQJV/rJ5zTCw401fmfFqqcXmcp1EGZz/k4oVbq/g1irz3e5rsaJCw1jH+Ahm0bqhG/moq2qqc+WQlMcs9ARV6wmLMG9qcwxpugudNNbkj8NFjrXh+GaSorE5GmO2zJDoG2oCcuMa23KepIluGgoKz1COK9X6AGqt70bwqSRa4eJms/ZJqGjVnB4tbwxe/l/FW9NxySiASrrVoKZdxc3M632Vr8A3CBLGNE3mfzXxIvM3pxu2dzyPktSEyFrrmQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=KhxS1xYdxOO4vXubyanW9eEpLqgh+V2kvpwL19Nm5Hs=; b=U6Yr17n3AtXYKLMhfuI4YCZdTneGDWIaa6LvNt6Zz4RuRPhxheUqIbJ1ilp9jFl8fQrkS3wy+MYAt5sAAn0hpraZlTIfy7+nc1ogIHtFBv9O0EzFU+Ockv/wgdePFeMlMeXn6O5IpWi4Nhv6vsvuj+NvCffflWhSB/MApimdxEiugQXjmq8KW0LRI6ehdrJMDsr7p8cayYQzy4ECxfcjQUOOKe1O52FieCKbh47K3lPR0TZmMEtbAiaLKyWgfiNd3SjuNKcfmpVVT12SZifLBjEvYk6Mu8b7kDb9plXj4hIjQVZezrtP8W5Szv0nrNx6K5eQGJx26YqzHBe30sb8/w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=KhxS1xYdxOO4vXubyanW9eEpLqgh+V2kvpwL19Nm5Hs=; b=lNPSVNldrA1F7W0iYzjyl6ijqyOLg0uWJB//umJBPjsfcqFERBWiYDGB7daupXw15UaD8Xh2pOZWLWJvgtqLyXQzQvYT1IsrisXtsfG7JPa9+8wfjlJc3vsHueblfPGsb4ZO/tvtS+LvSuQHcIh8vwYAxhWNqMRrJrr+/oEXu3yuHPhx/LwGfLAOVc6qrFgm841ephIJfSDXq/CjbNVDytT0wQ48VxQLdgrQjvCIOmPGormgxzHex/l8vAKAIQX74BZELjvr8dh49NaGFdqdPV1c1t7in0/G2q/J7OnDQJQ87DzqXkmEX6oKExugoilLIgxVIcIH83Iapc1V82WILQ== Received: from SJ0PR03CA0081.namprd03.prod.outlook.com (2603:10b6:a03:331::26) by MN2PR12MB4110.namprd12.prod.outlook.com (2603:10b6:208:1dd::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.15; Mon, 30 Mar 2026 14:46:10 +0000 Received: from SJ1PEPF0000231A.namprd03.prod.outlook.com (2603:10b6:a03:331:cafe::7b) by SJ0PR03CA0081.outlook.office365.com (2603:10b6:a03:331::26) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon, 30 Mar 2026 14:46:07 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by SJ1PEPF0000231A.mail.protection.outlook.com (10.167.242.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:46:07 +0000 Received: from rnnvmail203.nvidia.com (10.129.68.9) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:45:40 -0700 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail203.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:45:40 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Mon, 30 Mar 2026 07:45:36 -0700 From: Akhil R To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , "Jonathan Hunter" , Laxman Dewangan , Philipp Zabel , , , , CC: Akhil R Subject: [PATCH v5 03/10] dt-bindings: dma: nvidia,tegra186-gpc-dma: Add iommu-map property Date: Mon, 30 Mar 2026 20:14:49 +0530 Message-ID: <20260330144456.13551-4-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260330144456.13551-1-akhilrajeev@nvidia.com> References: <20260330144456.13551-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ1PEPF0000231A:EE_|MN2PR12MB4110:EE_ X-MS-Office365-Filtering-Correlation-Id: fd6456db-9522-4f3e-2b3b-08de8e6b13cb X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|36860700016|7416014|376014|82310400026|921020|18002099003|56012099003|22082099003; X-Microsoft-Antispam-Message-Info: S+46FG5QxtRlQanfgM6aOOY7OJvgXwlrj8sGKVWCrzw9nEiYVwlY2j6Ot7NEAclbPn2G8dNshUAAa67T372c6f8bLL3sSt4thzVOIKBS8UMNOLJZW4caljyrtNFANcd1idbhhCEpH+cHcXxZFcwt8zEAgw4+SHiAJOdMn5iWiE8DGuXEK0AggGElbwk6yjczpb/wofvtUCpQ8AwaQTts/jkbpDywh3inE/jFZc8fDuiN3NyOTUS8sFnlzCqN7dugqf3kaee0RExtfHVZgXUxVmUYRfBrJ5gbKkfIc8KgPyrAZ2dQmPg4oGeLUvjVtcCaC0rmDxqFcXYJV2ANPH5Xv0PzbohkjhxLtbJBUvNdClRwBCuYu1YWFzZPxUxzjwE/ZPHLkcgvHc3m2WTcLFIPOyy96nXXoBYdkopTLgFFTvozyczCEwxWFc/GC2d0m7CSVYdRBkGBcN0/HwWeHyC5d0PKtnaMjkRptKiVCMGQ+gN1Tl3ZNNf1VaZNaKpPdzgFu6YV6Bx0GHJUnMsFPa+GZ50IQRQB0sJyvoZVaqRF6MaqpP4H4Z5AUwL1XF/q8cgL+gdin8CCaNhNnQ7nkg7e39/IMvgT0XUTNyRJjFXQ8/CMBbLQl7WOXtWQwnQedP+sLC6jWawE1GrUAlZW90E3xMcEjZUo4rqPi5SQFIvHVwbP8QX6VHf4dq6TX2JmD0HrIbtxlqc+J5mM+9HJoFaBC8AyVKe87VPdb1W3VFbQPMFAMm1GrLb+1iLYJBIR4aUYebomXkCzK2YV5z7vIC/xTBI5wRG9stRpSFcQXNbj1xJsPI/QW6OqYjS198Ez82Dl X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(1800799024)(36860700016)(7416014)(376014)(82310400026)(921020)(18002099003)(56012099003)(22082099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: iipB3zEF4Plzm2Vexmw3ATr0Gp+ZFxafwZ+VWoHmJLHHA9c9sl7+3A+ZgvlUodr92dn86Ajy+MltEP7+Nlv4mnROGp2BHMqFgvNsxci8+jtFe7QNbltm16Pk/lm0/wbL9vYsDJEZo7nLO9zPQkj0T3wRZXTJhGnfSmB5TUSlZnvVEHKSLxwrQF60tZ+pDTY924xYnpQRaTJHW4tVKRAi5tm3LlQ4t1JGjq/ZHQhQo1SKbuTMAcqhm2Iy/cTWtQ/H/SYpd0QYTo7+aN9bwqmdd3BhHMeRELO5w7ytvJNmAo/T9Di9Nq6Zxu8mL2gvQNNzgmFu9yZ/PPQ/N7DjSgcOD4qM2IHQIBmWqjthvTTyzsnG4WOwHVutVMJron4y5wdnySQME/zoz3Zn42kR4f8DovdPqbMnjuOqhym1gkNq7Dd4xIXJswH4FbDG0S1a253R X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Mar 2026 14:46:07.6536 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: fd6456db-9522-4f3e-2b3b-08de8e6b13cb X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ1PEPF0000231A.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4110 Content-Type: text/plain; charset="utf-8" Add iommu-map property to specify separate stream IDs for each DMA channel. This enables each channel to be in its own IOMMU domain, keeping memory isolated from other devices sharing the same DMA controller. Define the constraints such that if the channel and stream IDs are contiguous, a single entry can map all the channels, but if the channels or stream IDs are non-contiguous support multiple entries. Signed-off-by: Akhil R Acked-by: Rob Herring (Arm) --- .../devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.= yaml b/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml index 64f1e9d9896d..bc093c783d98 100644 --- a/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml +++ b/Documentation/devicetree/bindings/dma/nvidia,tegra186-gpc-dma.yaml @@ -14,6 +14,7 @@ description: | maintainers: - Jon Hunter - Rajesh Gumasta + - Akhil R =20 properties: compatible: @@ -49,6 +50,14 @@ properties: iommus: maxItems: 1 =20 + iommu-map: + description: + Maps DMA channel numbers to IOMMU stream IDs. A single entry can map= all + channels when stream IDs are contiguous. In systems where the channe= ls or + stream IDs are not contiguous, multiple entries may be needed. + minItems: 1 + maxItems: 32 + dma-coherent: true =20 dma-channel-mask: --=20 2.50.1 From nobody Wed Apr 1 09:44:33 2026 Received: from BN8PR05CU002.outbound.protection.outlook.com (mail-eastus2azon11011061.outbound.protection.outlook.com [52.101.57.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 21F94320A34; Mon, 30 Mar 2026 14:46:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.57.61 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774881985; cv=fail; b=dAyr6QHr64PC25o6WkUo+Gt4s2fuN06q+1tQJf04ZQ8BWgS/bgG9YvIyW64PDkJ6JtL2y2vVcMK5dq7NjZtngpqZgVmuiSU9SrRYtZ8PJgCx2/cmD8++luRn/hmzO+0M+Unmd0ycLdtL7+KtoMPtWAMgB9L8EtpXNTXRtlFZvA4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774881985; c=relaxed/simple; bh=DQkNHhFDyC19k9csVDwhNnWWmByd32w8BQDSDsEd71E=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=kZGcAPwzch0mBHHep5Aq+vngmxUQYTBo1Eo86x7e6XhdWte/AqoyexNZWzZ1e5VKonwNvpycvchVOKf19Q2VY7tLi6O/z9YVfGgGOEqGKxDvcovmE1pyNQXd4qPlBhX6xS9402mDQ7t2ETWfdTr+nwdagal+5C4i+2ZQ6zwZcWY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=cZ1ub7zY; arc=fail smtp.client-ip=52.101.57.61 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="cZ1ub7zY" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=ohVzIYW2YXy7zDFRCL7wt3UTHRBcJZe6p4wzeD/uWJc8a2VP/o15qPSKy5yQGgPML98O961mhzcfYYbod4k4jOAhmGfErtFquBH+2NqazNmELEw8+F9/lSqVGMTFOAKt6jB7sTnfdjv71W3dGxfOaYNWo9f98dzjOI98xccjo1oZ1I4xyoDb20Q/yIPUumAJJ4hBvh1tWfT+x2AvGQGeHIthqZHXs+ral9+jkl0O0xW7LK7dNsMswOzW1eW9xDagBVcdPZ+TUhqL0EohUHvW01On28iaSXDVNm3KvUKXzaVcCIlXKh/uinKgV4mBWsz9JvyjDfRDZGdQAWr6gtWhFg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=0E/TSJ4/CVWvqg/sIkoN1Bc+TDBYdsoBTkTcWD4FXls=; b=ObMcCgkCGt+njIHaeoRjoKWeBIjT11SyeDwyeaIp9M/xbKdNR6jb6LtM4VaO609wVObmJWV5leud24/du+nd0FA8T71xN3c/JNe/AYahz+DhRqWbGtQVHaTf9U42MXnTIcsqS+XYI+QWvAaFH++30nY2IzIgxLGVtVKjPtCMYB8bZ3DIRKb4nE/5cl6wZW/ojqr9M3y7EXCXi5XZmmhCfOJWrsBYIVNFsQpFhRteoZCRzy/7xZllGxVDysLrduoo/zK0kE5iBq3r4ERCDrVqAjm+6lOQ0j9iiPclRDl507WGBtz1ScNy2i2Bislo/IWTjy/iizWmXJQFq0i6KaLIPQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0E/TSJ4/CVWvqg/sIkoN1Bc+TDBYdsoBTkTcWD4FXls=; b=cZ1ub7zYefxLdWjxGBnWRLAZnmIxi4Ft3mU+3mF7zS4za7fkV4k9jiaVogjXE45+yZuvOhImz+V4b+gWfTQsFoc8cq81D9YyITyh1S+8I6lTAZHE6IuSKLZEvO8sAAVbyvoVG3zR2G5Qd7D6r/NY5TGKPrgszUXc99jp4BHAxlv2KXWPHzSnpS0JbUjg9NT/6U2ktmFnC0cSEdsjR3xjDTKgdiuofzea1ALkf0KJtzzYXfMdz6MIU9yXWC6WmoNlij5wgEnWJCxBoIGhLRlX5vLjQ3rldKlYHXCKoaTOCDJ2dvVjtz5bMDchauotdPJDmEe5llZ8/RbnMwc1Hpd6XA== Received: from SJ0PR03CA0086.namprd03.prod.outlook.com (2603:10b6:a03:331::31) by CH3PR12MB7521.namprd12.prod.outlook.com (2603:10b6:610:143::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.15; Mon, 30 Mar 2026 14:46:16 +0000 Received: from SJ1PEPF0000231A.namprd03.prod.outlook.com (2603:10b6:a03:331:cafe::9f) by SJ0PR03CA0086.outlook.office365.com (2603:10b6:a03:331::31) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon, 30 Mar 2026 14:46:16 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by SJ1PEPF0000231A.mail.protection.outlook.com (10.167.242.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:46:16 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:45:50 -0700 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:45:50 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Mon, 30 Mar 2026 07:45:46 -0700 From: Akhil R To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , "Jonathan Hunter" , Laxman Dewangan , Philipp Zabel , , , , CC: Akhil R , Frank Li Subject: [PATCH v5 04/10] dmaengine: tegra: Make reset control optional Date: Mon, 30 Mar 2026 20:14:50 +0530 Message-ID: <20260330144456.13551-5-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260330144456.13551-1-akhilrajeev@nvidia.com> References: <20260330144456.13551-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ1PEPF0000231A:EE_|CH3PR12MB7521:EE_ X-MS-Office365-Filtering-Correlation-Id: 8f0aaaeb-9ff0-40f3-8b8f-08de8e6b18e3 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|82310400026|36860700016|376014|7416014|921020|56012099003|18002099003|22082099003; X-Microsoft-Antispam-Message-Info: 3IWb3hISuD/HpoYNPIFmU1AejdZFfQew4pGQoXY1wv5zCVGCW0D9opadE5nZ8p3N8LOnnXcHwTZGhkVOJgD3yXOhkAELwqKj+mBxWdZyfdqt/UFsz8rapk2abawvT656v937g9COQeRP/xai99CwyXSOOMIBaA4dkkfvBvoEU5vx/MR/9t06+fwV5LmN2wPWcpmjsmNkfmoV+Ga6YqW1J/igc0QrdoXPl+A3RNiwHVuHQQ1YtYfc6rj14ki/mTFhKt10eoheZlkx7CdTEeSsZwBhOG5soB0X6S3gpfaeSl/0Fh3HcbiHeexd134VpPolkaXGQ/qrnimdHfmjys/TA7swmJVVNvq0SPfjjND9NXYM/50uYpNJ748PUdV2w/zP1q6tiIc2wrATQTD8+ZqpBa4OKK7gCz2XtORae+0vIebFL5WpspEyxGAd98GtJOl/gNy5rOTDluMn4caAG0lixbcXYROcDf5xJoNzUMaalgqVJ4V/GbNdn03Agxls6HVGjKwZVljgyGh5AIbAGOLaZtE1YEhriZLwMq6ij5J95DYtX5PAvfgN1+hb/ZF+FPbRGlyv+//f8brRS0OD7oSa+nWsiDMI8ShHLHE9ocjdtllvjVp0VRHk8+w3myUSsw8UsbpHjgdOeO+I4IQOlPWchDRmX/hir+EbnWCapcKx7QdZ1Fup3n3nTps0w5DqFxPzdo/yFm5AZy4dd3BvHpiTdOMsjMqxWMK2TXYZTeK/9D5mddflK/CztK2uStcQ0gJAP7/Vgu19nBPc7WYsARHZAVmMIAVooFoBmqUpnMcEry7Qykvuip4iCYU1tuj68yBl X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(1800799024)(82310400026)(36860700016)(376014)(7416014)(921020)(56012099003)(18002099003)(22082099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: l1leVh2GIca3J4WDJE0Jc7YU0ooBNeldfmIm5JygEjcdz0c1EuBTvT9WmtjMnph3NAo85h5HpMJ1ETyMNyAJj9GIz9IqrboJ0qEiyisFRIJcml29DfyGLwyhr5zmuCyGgkvfpPwxwM7JWVQLQKGWvtq0GCWfOvVltc7RghFifp0fTgJJd3pByoJe/y5H7PPwj3oj1zJj/EbaHMU3Hs1ayXnWhdK9kV5cqsVcMbqoIqtMNo8+iNjt54a3lmhyo7k907fcAYVrl3mL4IV6IzwCofLEbeGZYY36cnRZwTdlhT17MBVuDXwVHvUMNHxXJIWUmjfb079SFji9M5bRBvh9LRsxa4AV4ZC4DQEyrbmEGxdjCiBcOimWogVHttq/PyxCHdi5/9ypZN0mc3EffaKUvEazR5aLImIqCR5v3FjE51I+MCy2nq0mM4AVbljx73NO X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Mar 2026 14:46:16.2049 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 8f0aaaeb-9ff0-40f3-8b8f-08de8e6b18e3 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ1PEPF0000231A.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH3PR12MB7521 Content-Type: text/plain; charset="utf-8" On Tegra264, reset is not available for the driver to control as this is handled by the boot firmware. Hence make the reset control optional and update the error message to reflect the correct error. Signed-off-by: Akhil R Reviewed-by: Frank Li --- drivers/dma/tegra186-gpc-dma.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/dma/tegra186-gpc-dma.c b/drivers/dma/tegra186-gpc-dma.c index 5948fbf32c21..a0522a992ebc 100644 --- a/drivers/dma/tegra186-gpc-dma.c +++ b/drivers/dma/tegra186-gpc-dma.c @@ -1381,10 +1381,10 @@ static int tegra_dma_probe(struct platform_device *= pdev) if (IS_ERR(tdma->base_addr)) return PTR_ERR(tdma->base_addr); =20 - tdma->rst =3D devm_reset_control_get_exclusive(&pdev->dev, "gpcdma"); + tdma->rst =3D devm_reset_control_get_optional_exclusive(&pdev->dev, "gpcd= ma"); if (IS_ERR(tdma->rst)) { return dev_err_probe(&pdev->dev, PTR_ERR(tdma->rst), - "Missing controller reset\n"); + "Failed to get controller reset\n"); } reset_control_reset(tdma->rst); =20 --=20 2.50.1 From nobody Wed Apr 1 09:44:33 2026 Received: from DM5PR21CU001.outbound.protection.outlook.com (mail-centralusazon11011002.outbound.protection.outlook.com [52.101.62.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 518C032143F; Mon, 30 Mar 2026 14:46:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.62.2 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774881999; cv=fail; b=aaLgHSrO3Wl3nJmC9MIVPsbgDSRbFUW0tjVuRnkG3UHuxYldwSpvMzkkuEzNCEbta1QzOl5wrAVSpp7LbZZHvsloxsJqTgyKWZlD8zkbr/h3VfzoyLmgiSLhoLrWlLzmA8CAn6420H7YmjrW1eotBt8mAwii0igfsleD0vjiUQE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774881999; c=relaxed/simple; bh=B7XblN7s9HPvksPjnk+M4nT3M3Kif8DJwQoywMQ3JBE=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=LS/tyJCIWq9jON59FiNNhK8j+PT2rE4gp42m2biLWiabYFnyGR0BribschXD3rnAglALs0K7C2pLge/Fh7JbZ2N6AnnuRCXyCaoo9TmewhOz7vkZ0j3YcNNnXiEsaUtWrZsualreOTxRUPatGLtPipwRVEyj6z3jORdj1uX7PeY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=NTI+0ou/; arc=fail smtp.client-ip=52.101.62.2 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="NTI+0ou/" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=cUu+4YAlRF+8d9vQ1sAP/nojJIJlM6l4TFrzVbnEKVw18LMhWFkXpwCKLwpkwgDG1cvx13OgfUTbdOW/zkBEp8yqyrOeaku9y9aRPuFBjFncyz58bzIttI+5Fogfwcdo4xlnC7EyzyCmpatzAAGDx8iQX/BrbF6VwYnGmSwKLd+YiP2+rKmnmZU1Q3wpMTBcziUkQm5cyHDpnhsUbdXZuCBqWmHePTNKiw3vJJTPNYzvTPnZcltploZGAxc1aPjRRzBGA0BJWpyzGaFhOQbslfZg2J0gjhdokFU2MvXPc6KcBFA2TUWUI6/GqlR7h7T9CR2hDtovScNqIDUiQ1/nfw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=bcgqoLz13KFmKN3mR2UjKBEjCv+/Rw+s2cWv2ER+IHo=; b=NJGP7fzo7voX+Vx0FFCE8Jk/wzheXMm2U5qnPrxB5cDihUKLtz4n/EBqABaPss1+SiCniTik3KPPa2V9wl0Myp6Ci2GscFpDRyeTodDuiDevEPeideuG0ojjOibqiiueV98IHAGN5i01XfU5ZW6iYZfKkK37v80eA4cJAffJaDWiiGdq0esIZoIdJtQZfQVtJTQjINrg7toeL6exaZvPEcJfuffQ3Bb3YBA+JXrI9DLW6yUORdEEXkgMKTzxHyBW51onbiqRug8BCS7jceAMLoPQpozy1Pds65uDOwTLpqkgvhravAslTLLZghldq2KiU/FLNWmJzBM7OtbgESC6Tw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=bcgqoLz13KFmKN3mR2UjKBEjCv+/Rw+s2cWv2ER+IHo=; b=NTI+0ou/tU5J3jiaIjkGimfVp5jcUvVCbZtLPXCm38GTz3Dc6Z3A9I14T8CRziuMzez9dlCeXv0vdx2+yf5jS+5XXrnzu9+uKOGMiG5rAXFiU47okO631Nxcme6qW3a4te03PSKCTvVfhcguN0m57R68iMcB+tsALIDUYnXHdalR6oTz/360Sce5nHGB3gQoLBwcQdfg+7gERJBwA84sF0jcHufPJUNGrxJSJkndo1Y54+wi1CvcYLd/JjV5iNIHmDo0LMopC7ldhAMIZA41IJ+9P9dRpwMagMUvggBzdZJlePwdP+7YagF/mWXHBmecuoPt3Cr9aTg+4cwphyPOLA== Received: from CY5PR17CA0019.namprd17.prod.outlook.com (2603:10b6:930:17::21) by SJ1PR12MB6049.namprd12.prod.outlook.com (2603:10b6:a03:48c::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.15; Mon, 30 Mar 2026 14:46:20 +0000 Received: from CY4PEPF0000EE38.namprd03.prod.outlook.com (2603:10b6:930:17:cafe::fd) by CY5PR17CA0019.outlook.office365.com (2603:10b6:930:17::21) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon, 30 Mar 2026 14:46:16 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CY4PEPF0000EE38.mail.protection.outlook.com (10.167.242.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:46:19 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:45:58 -0700 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:45:57 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Mon, 30 Mar 2026 07:45:53 -0700 From: Akhil R To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , "Jonathan Hunter" , Laxman Dewangan , Philipp Zabel , , , , CC: Akhil R , Frank Li Subject: [PATCH v5 05/10] dmaengine: tegra: Use struct for register offsets Date: Mon, 30 Mar 2026 20:14:51 +0530 Message-ID: <20260330144456.13551-6-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260330144456.13551-1-akhilrajeev@nvidia.com> References: <20260330144456.13551-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000EE38:EE_|SJ1PR12MB6049:EE_ X-MS-Office365-Filtering-Correlation-Id: e2b8a405-84cb-45e6-8e7d-08de8e6b1aed X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700016|376014|7416014|1800799024|82310400026|56012099003|18002099003|22082099003|921020; X-Microsoft-Antispam-Message-Info: kujinmfGZaAC3zRXSk1CccLBp10/3z9pF0z8N/YptAIXdrRasdtwutgB3R9FWof9JnRdPJcGxrBov5iD6ZSsI+/RH9RAIYRRIR/Tx5o7b5qin2nlQp9pLJUuQZFNnwuEUEYoRvfyEcx30MctDM3emY0Agv4LNKUb8aRkEeousLwe1LuNO5jRXqerff/pHnNL1iJvzI06h7HOREfVQ7tzDnp88YqAHgPQ7gzqk8k4Uyh+b3Ry5q2NZLPpk7NgupNXLs47vXkHgL9Lzh9GqsNl/19DTnfq945dsq/5QPk4HIXAZVRwkQWPkJodsNZOMbjqQMRHi9eP0yXjuu5PZcnR5+Hsxea5mMnFMsZooXku3Lw9f4SFVP8nJKyuL5ws1oTJ0t0AOzK/IRRZa8n8qr+QZSHEuYF7G6Z3BZpGp0p4n96uqJsuOZqnhtGfSSFa4kU8IefZHtTb+okDJWZtEtNV9jgVckrY8hf9zYjqlCxxfC0Ck2lJW5JlW06gIGxdmtw6eRDB6g+F+oFZJNOkf15kn7RZnKimQ3gPxxbHi39d9jEScyxVSvYDXQScpE/ObJuTmh0TbE0aQcKjIupTMfw6oGDQtezVQo1WZKESYOMs4v0ereBU/tUHDRiOOMhyVTH90A5n83cjYNyYiVaFB6YPLH3+Msj0Vvn8P5W7InxMJVwZWLeLHztyZko8/GflhGzF5yMjHSHRR8EG3PT2/ZXTXqAzm9REl+/sTtjfIT5J5hYCScn1GXZlrYnAm4/prfcULJWSLxoT5oRNn9329+m/DJJ4BoTxBw7R1xHZ1OUSy+Q2k2Gtm2w+dqD3Z/+kDSwn X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(376014)(7416014)(1800799024)(82310400026)(56012099003)(18002099003)(22082099003)(921020);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 7zCRyFS+8ExUFvCR4ydDSunyL7r09N/xUh8ps3R9+EU9dXh/jXQokCVnjwl/mBy4BHUwp2SzcSYgnwluRuon0Z15hPJQ9PYSvprGQUJEkpnt+xqgsLw5J/RVdnfx1nqni/EhOdsE0rUtkSwNL77lm4CGDd0+eQrIgx2MZ/JLDykAX/cNMaXOBJgBMJHc9bic9S0ffSAs/pWI5rBA5p0c2nsZnDPOkKnCLdknN4eql9/WZMaU45/22Pv/b5z+BOAm94LVlMcHfCVrg8bu6BdKBHzDsQUI7pcjrny2wwSm425F1Mxx6paDlGcxb/0QOBCkHshC4pK1pF7p6cpzBOl0clkN5nOY2GwEvcGx6/brhaYhTNhdzDVvPC8wRudvWgJiRD0lSuTqoQWUvj1n0DUtY6qyAsDx/BNi5/nptxOlq1ZC5AnE2PA8/2H37weWGQM9 X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Mar 2026 14:46:19.6515 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e2b8a405-84cb-45e6-8e7d-08de8e6b1aed X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000EE38.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ1PR12MB6049 Content-Type: text/plain; charset="utf-8" Repurpose the struct tegra_dma_channel_regs to define offsets for all the channel registers. Previously, the struct only held the register values for each transfer and was wrapped within tegra_dma_sg_req. Move the values directly into tegra_dma_sg_req and use channel_regs for storing the register offsets. Update all register reads/writes to use the struct channel_regs. This prepares for the register offset change in Tegra264. Signed-off-by: Akhil R Reviewed-by: Frank Li --- drivers/dma/tegra186-gpc-dma.c | 282 +++++++++++++++++---------------- 1 file changed, 142 insertions(+), 140 deletions(-) diff --git a/drivers/dma/tegra186-gpc-dma.c b/drivers/dma/tegra186-gpc-dma.c index a0522a992ebc..b213c4ae07d2 100644 --- a/drivers/dma/tegra186-gpc-dma.c +++ b/drivers/dma/tegra186-gpc-dma.c @@ -22,7 +22,6 @@ #include "virt-dma.h" =20 /* CSR register */ -#define TEGRA_GPCDMA_CHAN_CSR 0x00 #define TEGRA_GPCDMA_CSR_ENB BIT(31) #define TEGRA_GPCDMA_CSR_IE_EOC BIT(30) #define TEGRA_GPCDMA_CSR_ONCE BIT(27) @@ -58,7 +57,6 @@ #define TEGRA_GPCDMA_CSR_WEIGHT GENMASK(13, 10) =20 /* STATUS register */ -#define TEGRA_GPCDMA_CHAN_STATUS 0x004 #define TEGRA_GPCDMA_STATUS_BUSY BIT(31) #define TEGRA_GPCDMA_STATUS_ISE_EOC BIT(30) #define TEGRA_GPCDMA_STATUS_PING_PONG BIT(28) @@ -70,22 +68,13 @@ #define TEGRA_GPCDMA_STATUS_IRQ_STA BIT(21) #define TEGRA_GPCDMA_STATUS_IRQ_TRIG_STA BIT(20) =20 -#define TEGRA_GPCDMA_CHAN_CSRE 0x008 #define TEGRA_GPCDMA_CHAN_CSRE_PAUSE BIT(31) =20 -/* Source address */ -#define TEGRA_GPCDMA_CHAN_SRC_PTR 0x00C - -/* Destination address */ -#define TEGRA_GPCDMA_CHAN_DST_PTR 0x010 - /* High address pointer */ -#define TEGRA_GPCDMA_CHAN_HIGH_ADDR_PTR 0x014 #define TEGRA_GPCDMA_HIGH_ADDR_SRC_PTR GENMASK(7, 0) #define TEGRA_GPCDMA_HIGH_ADDR_DST_PTR GENMASK(23, 16) =20 /* MC sequence register */ -#define TEGRA_GPCDMA_CHAN_MCSEQ 0x18 #define TEGRA_GPCDMA_MCSEQ_DATA_SWAP BIT(31) #define TEGRA_GPCDMA_MCSEQ_REQ_COUNT GENMASK(30, 25) #define TEGRA_GPCDMA_MCSEQ_BURST GENMASK(24, 23) @@ -101,7 +90,6 @@ #define TEGRA_GPCDMA_MCSEQ_STREAM_ID0_MASK GENMASK(6, 0) =20 /* MMIO sequence register */ -#define TEGRA_GPCDMA_CHAN_MMIOSEQ 0x01c #define TEGRA_GPCDMA_MMIOSEQ_DBL_BUF BIT(31) #define TEGRA_GPCDMA_MMIOSEQ_BUS_WIDTH GENMASK(30, 28) #define TEGRA_GPCDMA_MMIOSEQ_BUS_WIDTH_8 \ @@ -120,17 +108,7 @@ #define TEGRA_GPCDMA_MMIOSEQ_WRAP_WORD GENMASK(18, 16) #define TEGRA_GPCDMA_MMIOSEQ_MMIO_PROT GENMASK(8, 7) =20 -/* Channel WCOUNT */ -#define TEGRA_GPCDMA_CHAN_WCOUNT 0x20 - -/* Transfer count */ -#define TEGRA_GPCDMA_CHAN_XFER_COUNT 0x24 - -/* DMA byte count status */ -#define TEGRA_GPCDMA_CHAN_DMA_BYTE_STATUS 0x28 - /* Error Status Register */ -#define TEGRA_GPCDMA_CHAN_ERR_STATUS 0x30 #define TEGRA_GPCDMA_CHAN_ERR_TYPE_SHIFT 8 #define TEGRA_GPCDMA_CHAN_ERR_TYPE_MASK 0xF #define TEGRA_GPCDMA_CHAN_ERR_TYPE(err) ( \ @@ -143,16 +121,6 @@ #define TEGRA_DMA_MC_SLAVE_ERR 0xB #define TEGRA_DMA_MMIO_SLAVE_ERR 0xA =20 -/* Fixed Pattern */ -#define TEGRA_GPCDMA_CHAN_FIXED_PATTERN 0x34 - -#define TEGRA_GPCDMA_CHAN_TZ 0x38 -#define TEGRA_GPCDMA_CHAN_TZ_MMIO_PROT_1 BIT(0) -#define TEGRA_GPCDMA_CHAN_TZ_MC_PROT_1 BIT(1) - -#define TEGRA_GPCDMA_CHAN_SPARE 0x3c -#define TEGRA_GPCDMA_CHAN_SPARE_EN_LEGACY_FC BIT(16) - /* * If any burst is in flight and DMA paused then this is the time to compl= ete * on-flight burst and update DMA status register. @@ -181,18 +149,24 @@ struct tegra_dma_chip_data { unsigned int nr_channels; unsigned int channel_reg_size; unsigned int max_dma_count; + const struct tegra_dma_channel_regs *channel_regs; int (*terminate)(struct tegra_dma_channel *tdc); }; =20 /* DMA channel registers */ struct tegra_dma_channel_regs { u32 csr; - u32 src_ptr; - u32 dst_ptr; - u32 high_addr_ptr; + u32 status; + u32 csre; + u32 src; + u32 dst; + u32 high_addr; u32 mc_seq; u32 mmio_seq; u32 wcount; + u32 wxfer; + u32 wstatus; + u32 err_status; u32 fixed_pattern; }; =20 @@ -205,7 +179,14 @@ struct tegra_dma_channel_regs { */ struct tegra_dma_sg_req { unsigned int len; - struct tegra_dma_channel_regs ch_regs; + u32 csr; + u32 src; + u32 dst; + u32 high_addr; + u32 mc_seq; + u32 mmio_seq; + u32 wcount; + u32 fixed_pattern; }; =20 /* @@ -228,19 +209,20 @@ struct tegra_dma_desc { * tegra_dma_channel: Channel specific information */ struct tegra_dma_channel { - bool config_init; - char name[30]; - enum dma_transfer_direction sid_dir; - enum dma_status status; - int id; - int irq; - int slave_id; + const struct tegra_dma_channel_regs *regs; struct tegra_dma *tdma; struct virt_dma_chan vc; struct tegra_dma_desc *dma_desc; struct dma_slave_config dma_sconfig; + enum dma_transfer_direction sid_dir; + enum dma_status status; unsigned int stream_id; unsigned long chan_base_offset; + bool config_init; + char name[30]; + int id; + int irq; + int slave_id; }; =20 /* @@ -288,22 +270,22 @@ static void tegra_dma_dump_chan_regs(struct tegra_dma= _channel *tdc) { dev_dbg(tdc2dev(tdc), "DMA Channel %d name %s register dump:\n", tdc->id, tdc->name); - dev_dbg(tdc2dev(tdc), "CSR %x STA %x CSRE %x SRC %x DST %x\n", - tdc_read(tdc, TEGRA_GPCDMA_CHAN_CSR), - tdc_read(tdc, TEGRA_GPCDMA_CHAN_STATUS), - tdc_read(tdc, TEGRA_GPCDMA_CHAN_CSRE), - tdc_read(tdc, TEGRA_GPCDMA_CHAN_SRC_PTR), - tdc_read(tdc, TEGRA_GPCDMA_CHAN_DST_PTR) - ); - dev_dbg(tdc2dev(tdc), "MCSEQ %x IOSEQ %x WCNT %x XFER %x BSTA %x\n", - tdc_read(tdc, TEGRA_GPCDMA_CHAN_MCSEQ), - tdc_read(tdc, TEGRA_GPCDMA_CHAN_MMIOSEQ), - tdc_read(tdc, TEGRA_GPCDMA_CHAN_WCOUNT), - tdc_read(tdc, TEGRA_GPCDMA_CHAN_XFER_COUNT), - tdc_read(tdc, TEGRA_GPCDMA_CHAN_DMA_BYTE_STATUS) - ); + dev_dbg(tdc2dev(tdc), "CSR %x STA %x CSRE %x\n", + tdc_read(tdc, tdc->regs->csr), + tdc_read(tdc, tdc->regs->status), + tdc_read(tdc, tdc->regs->csre)); + dev_dbg(tdc2dev(tdc), "SRC %x DST %x HI ADDR %x\n", + tdc_read(tdc, tdc->regs->src), + tdc_read(tdc, tdc->regs->dst), + tdc_read(tdc, tdc->regs->high_addr)); + dev_dbg(tdc2dev(tdc), "MCSEQ %x IOSEQ %x WCNT %x XFER %x WSTA %x\n", + tdc_read(tdc, tdc->regs->mc_seq), + tdc_read(tdc, tdc->regs->mmio_seq), + tdc_read(tdc, tdc->regs->wcount), + tdc_read(tdc, tdc->regs->wxfer), + tdc_read(tdc, tdc->regs->wstatus)); dev_dbg(tdc2dev(tdc), "DMA ERR_STA %x\n", - tdc_read(tdc, TEGRA_GPCDMA_CHAN_ERR_STATUS)); + tdc_read(tdc, tdc->regs->err_status)); } =20 static int tegra_dma_sid_reserve(struct tegra_dma_channel *tdc, @@ -377,13 +359,13 @@ static int tegra_dma_pause(struct tegra_dma_channel *= tdc) int ret; u32 val; =20 - val =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_CSRE); + val =3D tdc_read(tdc, tdc->regs->csre); val |=3D TEGRA_GPCDMA_CHAN_CSRE_PAUSE; - tdc_write(tdc, TEGRA_GPCDMA_CHAN_CSRE, val); + tdc_write(tdc, tdc->regs->csre, val); =20 /* Wait until busy bit is de-asserted */ ret =3D readl_relaxed_poll_timeout_atomic(tdc->tdma->base_addr + - tdc->chan_base_offset + TEGRA_GPCDMA_CHAN_STATUS, + tdc->chan_base_offset + tdc->regs->status, val, !(val & TEGRA_GPCDMA_STATUS_BUSY), TEGRA_GPCDMA_BURST_COMPLETE_TIME, @@ -419,9 +401,9 @@ static void tegra_dma_resume(struct tegra_dma_channel *= tdc) { u32 val; =20 - val =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_CSRE); + val =3D tdc_read(tdc, tdc->regs->csre); val &=3D ~TEGRA_GPCDMA_CHAN_CSRE_PAUSE; - tdc_write(tdc, TEGRA_GPCDMA_CHAN_CSRE, val); + tdc_write(tdc, tdc->regs->csre, val); =20 tdc->status =3D DMA_IN_PROGRESS; } @@ -456,27 +438,27 @@ static void tegra_dma_disable(struct tegra_dma_channe= l *tdc) { u32 csr, status; =20 - csr =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_CSR); + csr =3D tdc_read(tdc, tdc->regs->csr); =20 /* Disable interrupts */ csr &=3D ~TEGRA_GPCDMA_CSR_IE_EOC; =20 /* Disable DMA */ csr &=3D ~TEGRA_GPCDMA_CSR_ENB; - tdc_write(tdc, TEGRA_GPCDMA_CHAN_CSR, csr); + tdc_write(tdc, tdc->regs->csr, csr); =20 /* Clear interrupt status if it is there */ - status =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_STATUS); + status =3D tdc_read(tdc, tdc->regs->status); if (status & TEGRA_GPCDMA_STATUS_ISE_EOC) { dev_dbg(tdc2dev(tdc), "%s():clearing interrupt\n", __func__); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_STATUS, status); + tdc_write(tdc, tdc->regs->status, status); } } =20 static void tegra_dma_configure_next_sg(struct tegra_dma_channel *tdc) { struct tegra_dma_desc *dma_desc =3D tdc->dma_desc; - struct tegra_dma_channel_regs *ch_regs; + struct tegra_dma_sg_req *sg_req; int ret; u32 val; =20 @@ -488,29 +470,29 @@ static void tegra_dma_configure_next_sg(struct tegra_= dma_channel *tdc) =20 /* Configure next transfer immediately after DMA is busy */ ret =3D readl_relaxed_poll_timeout_atomic(tdc->tdma->base_addr + - tdc->chan_base_offset + TEGRA_GPCDMA_CHAN_STATUS, + tdc->chan_base_offset + tdc->regs->status, val, (val & TEGRA_GPCDMA_STATUS_BUSY), 0, TEGRA_GPCDMA_BURST_COMPLETION_TIMEOUT); if (ret) return; =20 - ch_regs =3D &dma_desc->sg_req[dma_desc->sg_idx].ch_regs; + sg_req =3D &dma_desc->sg_req[dma_desc->sg_idx]; =20 - tdc_write(tdc, TEGRA_GPCDMA_CHAN_WCOUNT, ch_regs->wcount); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_SRC_PTR, ch_regs->src_ptr); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_DST_PTR, ch_regs->dst_ptr); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_HIGH_ADDR_PTR, ch_regs->high_addr_ptr); + tdc_write(tdc, tdc->regs->wcount, sg_req->wcount); + tdc_write(tdc, tdc->regs->src, sg_req->src); + tdc_write(tdc, tdc->regs->dst, sg_req->dst); + tdc_write(tdc, tdc->regs->high_addr, sg_req->high_addr); =20 /* Start DMA */ - tdc_write(tdc, TEGRA_GPCDMA_CHAN_CSR, - ch_regs->csr | TEGRA_GPCDMA_CSR_ENB); + tdc_write(tdc, tdc->regs->csr, + sg_req->csr | TEGRA_GPCDMA_CSR_ENB); } =20 static void tegra_dma_start(struct tegra_dma_channel *tdc) { struct tegra_dma_desc *dma_desc =3D tdc->dma_desc; - struct tegra_dma_channel_regs *ch_regs; + struct tegra_dma_sg_req *sg_req; struct virt_dma_desc *vdesc; =20 if (!dma_desc) { @@ -526,21 +508,21 @@ static void tegra_dma_start(struct tegra_dma_channel = *tdc) tegra_dma_resume(tdc); } =20 - ch_regs =3D &dma_desc->sg_req[dma_desc->sg_idx].ch_regs; + sg_req =3D &dma_desc->sg_req[dma_desc->sg_idx]; =20 - tdc_write(tdc, TEGRA_GPCDMA_CHAN_WCOUNT, ch_regs->wcount); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_CSR, 0); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_SRC_PTR, ch_regs->src_ptr); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_DST_PTR, ch_regs->dst_ptr); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_HIGH_ADDR_PTR, ch_regs->high_addr_ptr); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_FIXED_PATTERN, ch_regs->fixed_pattern); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_MMIOSEQ, ch_regs->mmio_seq); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_MCSEQ, ch_regs->mc_seq); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_CSR, ch_regs->csr); + tdc_write(tdc, tdc->regs->wcount, sg_req->wcount); + tdc_write(tdc, tdc->regs->csr, 0); + tdc_write(tdc, tdc->regs->src, sg_req->src); + tdc_write(tdc, tdc->regs->dst, sg_req->dst); + tdc_write(tdc, tdc->regs->high_addr, sg_req->high_addr); + tdc_write(tdc, tdc->regs->fixed_pattern, sg_req->fixed_pattern); + tdc_write(tdc, tdc->regs->mmio_seq, sg_req->mmio_seq); + tdc_write(tdc, tdc->regs->mc_seq, sg_req->mc_seq); + tdc_write(tdc, tdc->regs->csr, sg_req->csr); =20 /* Start DMA */ - tdc_write(tdc, TEGRA_GPCDMA_CHAN_CSR, - ch_regs->csr | TEGRA_GPCDMA_CSR_ENB); + tdc_write(tdc, tdc->regs->csr, + sg_req->csr | TEGRA_GPCDMA_CSR_ENB); } =20 static void tegra_dma_xfer_complete(struct tegra_dma_channel *tdc) @@ -601,19 +583,19 @@ static irqreturn_t tegra_dma_isr(int irq, void *dev_i= d) u32 status; =20 /* Check channel error status register */ - status =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_ERR_STATUS); + status =3D tdc_read(tdc, tdc->regs->err_status); if (status) { tegra_dma_chan_decode_error(tdc, status); tegra_dma_dump_chan_regs(tdc); - tdc_write(tdc, TEGRA_GPCDMA_CHAN_ERR_STATUS, 0xFFFFFFFF); + tdc_write(tdc, tdc->regs->err_status, 0xFFFFFFFF); } =20 spin_lock(&tdc->vc.lock); - status =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_STATUS); + status =3D tdc_read(tdc, tdc->regs->status); if (!(status & TEGRA_GPCDMA_STATUS_ISE_EOC)) goto irq_done; =20 - tdc_write(tdc, TEGRA_GPCDMA_CHAN_STATUS, + tdc_write(tdc, tdc->regs->status, TEGRA_GPCDMA_STATUS_ISE_EOC); =20 if (!dma_desc) @@ -673,10 +655,10 @@ static int tegra_dma_stop_client(struct tegra_dma_cha= nnel *tdc) * to stop DMA engine from starting any more bursts for * the given client and wait for in flight bursts to complete */ - csr =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_CSR); + csr =3D tdc_read(tdc, tdc->regs->csr); csr &=3D ~(TEGRA_GPCDMA_CSR_REQ_SEL_MASK); csr |=3D TEGRA_GPCDMA_CSR_REQ_SEL_UNUSED; - tdc_write(tdc, TEGRA_GPCDMA_CHAN_CSR, csr); + tdc_write(tdc, tdc->regs->csr, csr); =20 /* Wait for in flight data transfer to finish */ udelay(TEGRA_GPCDMA_BURST_COMPLETE_TIME); @@ -687,7 +669,7 @@ static int tegra_dma_stop_client(struct tegra_dma_chann= el *tdc) =20 ret =3D readl_relaxed_poll_timeout_atomic(tdc->tdma->base_addr + tdc->chan_base_offset + - TEGRA_GPCDMA_CHAN_STATUS, + tdc->regs->status, status, !(status & (TEGRA_GPCDMA_STATUS_CHANNEL_TX | TEGRA_GPCDMA_STATUS_CHANNEL_RX)), @@ -739,14 +721,14 @@ static int tegra_dma_get_residual(struct tegra_dma_ch= annel *tdc) unsigned int bytes_xfer, residual; u32 wcount =3D 0, status; =20 - wcount =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_XFER_COUNT); + wcount =3D tdc_read(tdc, tdc->regs->wxfer); =20 /* * Set wcount =3D 0 if EOC bit is set. The transfer would have * already completed and the CHAN_XFER_COUNT could have updated * for the next transfer, specifically in case of cyclic transfers. */ - status =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_STATUS); + status =3D tdc_read(tdc, tdc->regs->status); if (status & TEGRA_GPCDMA_STATUS_ISE_EOC) wcount =3D 0; =20 @@ -893,7 +875,7 @@ tegra_dma_prep_dma_memset(struct dma_chan *dc, dma_addr= _t dest, int value, /* Configure default priority weight for the channel */ csr |=3D FIELD_PREP(TEGRA_GPCDMA_CSR_WEIGHT, 1); =20 - mc_seq =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_MCSEQ); + mc_seq =3D tdc_read(tdc, tdc->regs->mc_seq); /* retain stream-id and clean rest */ mc_seq &=3D TEGRA_GPCDMA_MCSEQ_STREAM_ID0_MASK; =20 @@ -916,16 +898,16 @@ tegra_dma_prep_dma_memset(struct dma_chan *dc, dma_ad= dr_t dest, int value, dma_desc->sg_count =3D 1; sg_req =3D dma_desc->sg_req; =20 - sg_req[0].ch_regs.src_ptr =3D 0; - sg_req[0].ch_regs.dst_ptr =3D dest; - sg_req[0].ch_regs.high_addr_ptr =3D + sg_req[0].src =3D 0; + sg_req[0].dst =3D dest; + sg_req[0].high_addr =3D FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_DST_PTR, (dest >> 32)); - sg_req[0].ch_regs.fixed_pattern =3D value; + sg_req[0].fixed_pattern =3D value; /* Word count reg takes value as (N +1) words */ - sg_req[0].ch_regs.wcount =3D ((len - 4) >> 2); - sg_req[0].ch_regs.csr =3D csr; - sg_req[0].ch_regs.mmio_seq =3D 0; - sg_req[0].ch_regs.mc_seq =3D mc_seq; + sg_req[0].wcount =3D ((len - 4) >> 2); + sg_req[0].csr =3D csr; + sg_req[0].mmio_seq =3D 0; + sg_req[0].mc_seq =3D mc_seq; sg_req[0].len =3D len; =20 dma_desc->cyclic =3D false; @@ -961,7 +943,7 @@ tegra_dma_prep_dma_memcpy(struct dma_chan *dc, dma_addr= _t dest, /* Configure default priority weight for the channel */ csr |=3D FIELD_PREP(TEGRA_GPCDMA_CSR_WEIGHT, 1); =20 - mc_seq =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_MCSEQ); + mc_seq =3D tdc_read(tdc, tdc->regs->mc_seq); /* retain stream-id and clean rest */ mc_seq &=3D (TEGRA_GPCDMA_MCSEQ_STREAM_ID0_MASK) | (TEGRA_GPCDMA_MCSEQ_STREAM_ID1_MASK); @@ -985,17 +967,17 @@ tegra_dma_prep_dma_memcpy(struct dma_chan *dc, dma_ad= dr_t dest, dma_desc->sg_count =3D 1; sg_req =3D dma_desc->sg_req; =20 - sg_req[0].ch_regs.src_ptr =3D src; - sg_req[0].ch_regs.dst_ptr =3D dest; - sg_req[0].ch_regs.high_addr_ptr =3D + sg_req[0].src =3D src; + sg_req[0].dst =3D dest; + sg_req[0].high_addr =3D FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_SRC_PTR, (src >> 32)); - sg_req[0].ch_regs.high_addr_ptr |=3D + sg_req[0].high_addr |=3D FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_DST_PTR, (dest >> 32)); /* Word count reg takes value as (N +1) words */ - sg_req[0].ch_regs.wcount =3D ((len - 4) >> 2); - sg_req[0].ch_regs.csr =3D csr; - sg_req[0].ch_regs.mmio_seq =3D 0; - sg_req[0].ch_regs.mc_seq =3D mc_seq; + sg_req[0].wcount =3D ((len - 4) >> 2); + sg_req[0].csr =3D csr; + sg_req[0].mmio_seq =3D 0; + sg_req[0].mc_seq =3D mc_seq; sg_req[0].len =3D len; =20 dma_desc->cyclic =3D false; @@ -1049,7 +1031,7 @@ tegra_dma_prep_slave_sg(struct dma_chan *dc, struct s= catterlist *sgl, if (flags & DMA_PREP_INTERRUPT) csr |=3D TEGRA_GPCDMA_CSR_IE_EOC; =20 - mc_seq =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_MCSEQ); + mc_seq =3D tdc_read(tdc, tdc->regs->mc_seq); /* retain stream-id and clean rest */ mc_seq &=3D TEGRA_GPCDMA_MCSEQ_STREAM_ID0_MASK; =20 @@ -1096,14 +1078,14 @@ tegra_dma_prep_slave_sg(struct dma_chan *dc, struct= scatterlist *sgl, dma_desc->bytes_req +=3D len; =20 if (direction =3D=3D DMA_MEM_TO_DEV) { - sg_req[i].ch_regs.src_ptr =3D mem; - sg_req[i].ch_regs.dst_ptr =3D apb_ptr; - sg_req[i].ch_regs.high_addr_ptr =3D + sg_req[i].src =3D mem; + sg_req[i].dst =3D apb_ptr; + sg_req[i].high_addr =3D FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_SRC_PTR, (mem >> 32)); } else if (direction =3D=3D DMA_DEV_TO_MEM) { - sg_req[i].ch_regs.src_ptr =3D apb_ptr; - sg_req[i].ch_regs.dst_ptr =3D mem; - sg_req[i].ch_regs.high_addr_ptr =3D + sg_req[i].src =3D apb_ptr; + sg_req[i].dst =3D mem; + sg_req[i].high_addr =3D FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_DST_PTR, (mem >> 32)); } =20 @@ -1111,10 +1093,10 @@ tegra_dma_prep_slave_sg(struct dma_chan *dc, struct= scatterlist *sgl, * Word count register takes input in words. Writing a value * of N into word count register means a req of (N+1) words. */ - sg_req[i].ch_regs.wcount =3D ((len - 4) >> 2); - sg_req[i].ch_regs.csr =3D csr; - sg_req[i].ch_regs.mmio_seq =3D mmio_seq; - sg_req[i].ch_regs.mc_seq =3D mc_seq; + sg_req[i].wcount =3D ((len - 4) >> 2); + sg_req[i].csr =3D csr; + sg_req[i].mmio_seq =3D mmio_seq; + sg_req[i].mc_seq =3D mc_seq; sg_req[i].len =3D len; } =20 @@ -1186,7 +1168,7 @@ tegra_dma_prep_dma_cyclic(struct dma_chan *dc, dma_ad= dr_t buf_addr, size_t buf_l =20 mmio_seq |=3D FIELD_PREP(TEGRA_GPCDMA_MMIOSEQ_WRAP_WORD, 1); =20 - mc_seq =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_MCSEQ); + mc_seq =3D tdc_read(tdc, tdc->regs->mc_seq); /* retain stream-id and clean rest */ mc_seq &=3D TEGRA_GPCDMA_MCSEQ_STREAM_ID0_MASK; =20 @@ -1217,24 +1199,24 @@ tegra_dma_prep_dma_cyclic(struct dma_chan *dc, dma_= addr_t buf_addr, size_t buf_l for (i =3D 0; i < period_count; i++) { mmio_seq |=3D get_burst_size(tdc, burst_size, slave_bw, len); if (direction =3D=3D DMA_MEM_TO_DEV) { - sg_req[i].ch_regs.src_ptr =3D mem; - sg_req[i].ch_regs.dst_ptr =3D apb_ptr; - sg_req[i].ch_regs.high_addr_ptr =3D + sg_req[i].src =3D mem; + sg_req[i].dst =3D apb_ptr; + sg_req[i].high_addr =3D FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_SRC_PTR, (mem >> 32)); } else if (direction =3D=3D DMA_DEV_TO_MEM) { - sg_req[i].ch_regs.src_ptr =3D apb_ptr; - sg_req[i].ch_regs.dst_ptr =3D mem; - sg_req[i].ch_regs.high_addr_ptr =3D + sg_req[i].src =3D apb_ptr; + sg_req[i].dst =3D mem; + sg_req[i].high_addr =3D FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_DST_PTR, (mem >> 32)); } /* * Word count register takes input in words. Writing a value * of N into word count register means a req of (N+1) words. */ - sg_req[i].ch_regs.wcount =3D ((len - 4) >> 2); - sg_req[i].ch_regs.csr =3D csr; - sg_req[i].ch_regs.mmio_seq =3D mmio_seq; - sg_req[i].ch_regs.mc_seq =3D mc_seq; + sg_req[i].wcount =3D ((len - 4) >> 2); + sg_req[i].csr =3D csr; + sg_req[i].mmio_seq =3D mmio_seq; + sg_req[i].mc_seq =3D mc_seq; sg_req[i].len =3D len; =20 mem +=3D len; @@ -1304,11 +1286,28 @@ static struct dma_chan *tegra_dma_of_xlate(struct o= f_phandle_args *dma_spec, return chan; } =20 +static const struct tegra_dma_channel_regs tegra186_reg_offsets =3D { + .csr =3D 0x0, + .status =3D 0x4, + .csre =3D 0x8, + .src =3D 0xc, + .dst =3D 0x10, + .high_addr =3D 0x14, + .mc_seq =3D 0x18, + .mmio_seq =3D 0x1c, + .wcount =3D 0x20, + .wxfer =3D 0x24, + .wstatus =3D 0x28, + .err_status =3D 0x30, + .fixed_pattern =3D 0x34, +}; + static const struct tegra_dma_chip_data tegra186_dma_chip_data =3D { .nr_channels =3D 32, .channel_reg_size =3D SZ_64K, .max_dma_count =3D SZ_1G, .hw_support_pause =3D false, + .channel_regs =3D &tegra186_reg_offsets, .terminate =3D tegra_dma_stop_client, }; =20 @@ -1317,6 +1316,7 @@ static const struct tegra_dma_chip_data tegra194_dma_= chip_data =3D { .channel_reg_size =3D SZ_64K, .max_dma_count =3D SZ_1G, .hw_support_pause =3D true, + .channel_regs =3D &tegra186_reg_offsets, .terminate =3D tegra_dma_pause, }; =20 @@ -1325,6 +1325,7 @@ static const struct tegra_dma_chip_data tegra234_dma_= chip_data =3D { .channel_reg_size =3D SZ_64K, .max_dma_count =3D SZ_1G, .hw_support_pause =3D true, + .channel_regs =3D &tegra186_reg_offsets, .terminate =3D tegra_dma_pause_noerr, }; =20 @@ -1345,7 +1346,7 @@ MODULE_DEVICE_TABLE(of, tegra_dma_of_match); =20 static int tegra_dma_program_sid(struct tegra_dma_channel *tdc, int stream= _id) { - unsigned int reg_val =3D tdc_read(tdc, TEGRA_GPCDMA_CHAN_MCSEQ); + unsigned int reg_val =3D tdc_read(tdc, tdc->regs->mc_seq); =20 reg_val &=3D ~(TEGRA_GPCDMA_MCSEQ_STREAM_ID0_MASK); reg_val &=3D ~(TEGRA_GPCDMA_MCSEQ_STREAM_ID1_MASK); @@ -1353,7 +1354,7 @@ static int tegra_dma_program_sid(struct tegra_dma_cha= nnel *tdc, int stream_id) reg_val |=3D FIELD_PREP(TEGRA_GPCDMA_MCSEQ_STREAM_ID0_MASK, stream_id); reg_val |=3D FIELD_PREP(TEGRA_GPCDMA_MCSEQ_STREAM_ID1_MASK, stream_id); =20 - tdc_write(tdc, TEGRA_GPCDMA_CHAN_MCSEQ, reg_val); + tdc_write(tdc, tdc->regs->mc_seq, reg_val); return 0; } =20 @@ -1419,6 +1420,7 @@ static int tegra_dma_probe(struct platform_device *pd= ev) tdc->chan_base_offset =3D TEGRA_GPCDMA_CHANNEL_BASE_ADDR_OFFSET + i * cdata->channel_reg_size; snprintf(tdc->name, sizeof(tdc->name), "gpcdma.%d", i); + tdc->regs =3D cdata->channel_regs; tdc->tdma =3D tdma; tdc->id =3D i; tdc->slave_id =3D -1; --=20 2.50.1 From nobody Wed Apr 1 09:44:33 2026 Received: from CO1PR03CU002.outbound.protection.outlook.com (mail-westus2azon11010031.outbound.protection.outlook.com [52.101.46.31]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 52D573242BD; Mon, 30 Mar 2026 14:46:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.46.31 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774881999; cv=fail; b=p6McmrBIajzfo+TT/dCF5/Ks18QoopDlkN49yx+dXi7aMoRO6IPUDqcJtB57voogU0Gho4w+Y76RxFPQ9fNu9Cao4w/WhsNGj2pJckUZceu9Pguzw0xEzAlQWC7iy92EUWb7eL/MRWJ9neATf9TKoWEE73CThHWZZJ0Yio4Kx5U= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774881999; c=relaxed/simple; bh=SQJ7VMOdztBN8VEoQ/woCNTKLz4Zb3vzMDtFm/Pnv/Y=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=fu1Jr/6v3K03c2UFMtrCVNjV/AqFXDLq6YK2bChi8Su6e9dDkpnAxqvSIollERjj4qzzTZsCHpyj+/ogYcHML8rQf0DmnXwRWqvp9FTRmuNwojRI+x9vh/t/kw7D4JOmWBhlCoDVpfngkrRrQ/Vi0NQ+Vqrs8hxAxSatxmxnHGw= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=E2Yi9e5q; arc=fail smtp.client-ip=52.101.46.31 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="E2Yi9e5q" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=P2mr+xc4RtLU6gYu+c8bq3kaxRR56AxVqfvgCq+5qMQNq1kKWfm58XCVFB7kK1TRjQKhSUN/e6yikGHJcPrxEfgkpUQe2E6jvn97t9N6+5O9dsEysJHk93NXSVQk9GAEG3ZRtC3p9plaUu5icHo7sYW+3qfKaJKxFtyaO/G8d2GidliWD2z8doMeUlS3XnF+R381Melpuw3g5vcfXNcDrApkhSHM9kUf8+ZArSrE0bxIlL4th2pOYhBEafztvUW4reScq2jgS9fweUkagR7fLab3xOGUg2jNls8Jxqu5J+OKiRCUwUWwEyMjy9BvB+xqBEvGm/P868GrnjjdTDbk/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=vVnz7TKYYKTyGo33p2hmPXlgiheHRvP1btHDWx1JjFc=; b=G394CHLPVhj89XiLPp+spbrInMFzCkjcjM1d+jPBJfE5mf3ZmweV942zm11pHO+IqF2WcINR0TMd9qSTvstuPqVkMST4Bdad2YYjJFNb7pRGs4ybz/Mbp6zbs5XhQPN56zRe0Ff8OPmghAQv2U/lZbTxi7yZB7SHD8Oybui0PCbiiCwDyimWzL037JUkrF2lgzd9EvP4OMlJpWvyU54OOl19XdH28nw7glGPBP/gDA9LtIQdTPL1x+9BfiKP5DY2n+8tSj2bLdSRnYU1IQ1/ifjm+JvegZc1ZOwyIi3V7/4ord8QHKWls8WwD1XnyFXQacTle0wEupRK3HrHV4bTgw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=vVnz7TKYYKTyGo33p2hmPXlgiheHRvP1btHDWx1JjFc=; b=E2Yi9e5qC4oDBv/RuktMbiAfGnyE3yjK0Bv5zMHPg2dqHnvflzYrrKM1sbmTtLU+VIKQROIi0Rifs0rl3N3whhkkSYefE+V7xyvE4ssdCBFekUrYt1KKdulC/4R/uAuHYHnLHqpov0XBxVbo/dYGUN4FeoXS3vcpriWDGvMtlzoBDdEz+YiL8fnwfxdJVkchRUG3uwyNwrvGjAZGmklGPMgCFIgtdd05ZsDofkX9HbPKPbG1ePPMfm4IpMvra5YRzHxA1YZ619MPtYbmi8xXtsQaF4Kmv+UlzVhnK8xq7wWbGSSwBri+QkukrBhyLrE4XWhKaASYhGPLODtV7FrTDA== Received: from SJ2PR07CA0005.namprd07.prod.outlook.com (2603:10b6:a03:505::29) by LV8PR12MB9666.namprd12.prod.outlook.com (2603:10b6:408:296::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.15; Mon, 30 Mar 2026 14:46:31 +0000 Received: from SJ1PEPF00002319.namprd03.prod.outlook.com (2603:10b6:a03:505:cafe::52) by SJ2PR07CA0005.outlook.office365.com (2603:10b6:a03:505::29) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon, 30 Mar 2026 14:46:30 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by SJ1PEPF00002319.mail.protection.outlook.com (10.167.242.229) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:46:30 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:46:07 -0700 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:46:06 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Mon, 30 Mar 2026 07:46:02 -0700 From: Akhil R To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , "Jonathan Hunter" , Laxman Dewangan , Philipp Zabel , , , , CC: Akhil R , Frank Li Subject: [PATCH v5 06/10] dmaengine: tegra: Support address width > 39 bits Date: Mon, 30 Mar 2026 20:14:52 +0530 Message-ID: <20260330144456.13551-7-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260330144456.13551-1-akhilrajeev@nvidia.com> References: <20260330144456.13551-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ1PEPF00002319:EE_|LV8PR12MB9666:EE_ X-MS-Office365-Filtering-Correlation-Id: 17be865f-0f3c-4937-310e-08de8e6b2150 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700016|7416014|376014|1800799024|82310400026|921020|22082099003|18002099003|56012099003; X-Microsoft-Antispam-Message-Info: amZnNZ8p+eTZGIAOMq/O0YsRcgJ/K6k6WYxsNTPIntRhLmDtnl5zrh2zZJQUDxmrK7ngBJ1SlHhy0N9gvJQbVXq803fqEcr5CH+85wQ1zdaokS0U09tDHSF52QpBvK+sYPIkNeJulwFmD961vsvptbC7adO88UE/IFx8JeSURur7OQsfPvgJBuEMIxpko8kr1RRCfMVNDClBs14OpnOa+8hz6euZR5ILtuPZoYBAGlP0fO0l3oBIHB5rdIP32HOYayT9UtFgZ+Gar5I5s+CgACl0W4/qqQs9x/7K2dFUrF1LarNwsKvNKJ8+m4OdZeCnX6dXVIkVHWWlotNV8BT0RUN1QnnczVZogiNZSGOHy2EdeR+8xwGuhBbzwHd8m4Tjz1NIODNuu4ly3pUBHJ4diJcgt8hesqcm+0AH47kAG/89yaU2E0M5Sm11PK3JJuKRIl1jwSud83FozCw6ZI6T3ssrtHI5HwUnb4sA4mZD9r/hX4zypfg0OVdbruzUL93jD/t0Lxqkv8lqya38kgXh0UgTi9q0gTDN4t1OkLFALyAEor7BNV8grTyi8TBs9a9r9dcvTO5Kw/L0RsHNfcAwqyyR0iSFrbaWJyf/BwK9UIa7jlC7tux99SmU5BlphXulAPwnxsxLvbCJeUyOVG0872XTJe4y2C7m1VDY4XhQzt4HaaBp2IKKtmjXXkvukywyaZZPqUmWLOi3YMawPlWMxv3oHSSE8zG2v5I6QqIwM/1CJ0KkwzNuV1aNbBmlgdENTCF1SsP6GLRnc9VEd1X6C9jOWzPSNUC/8dY/UPr2teovCmFYNof+3iZ4mpiU+KDl X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(7416014)(376014)(1800799024)(82310400026)(921020)(22082099003)(18002099003)(56012099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: +oh4N2ZAr1GkfU118HTUY7f6yiX/LnfI1HEHRjau7NO+rI8NvPnR0tgBx3g41jJsqk793ZpyTSsrue60L3rCgs8NMKoJY3iS+yFAevRSKOa93Skb+Fl7W8tdTz3sNRXhlzVhuzhn1BsLao1MyK7xgWhwGAoxfNs79LEPVwV6hxlGseuaeXpxEHoto1EbLVN1Ik6sJP9K27aKZdnxyC3QnHzMUsMbd44YHyyWnHEl0iuKGYhqLdT1MStn7Lfh/UCU7lnDp8fM3A77vqUCRPp0QGOsRxgTOB5d1LIQzI8QNqUZCsDcGwsd4fobUDbxxqHCOjzUz7rBPP7wxuWtF8KJ5jipF4y+/XdUinlwBR13KCpTQS16E1Cmb4pE77BoewrheAySg+RfgLKangHiPz9xMa7HhnN016CYyqxT8DI1SZ5sOZQn6FW5wfrf8gYt3WWD X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Mar 2026 14:46:30.3310 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 17be865f-0f3c-4937-310e-08de8e6b2150 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ1PEPF00002319.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV8PR12MB9666 Content-Type: text/plain; charset="utf-8" Tegra264 supports address width of 41 bits. Unlike older SoCs which use a common high_addr register for upper address bits, Tegra264 has separate src_high and dst_high registers to accommodate this wider address space. Add an addr_bits property to the device data structure to specify the number of address bits supported on each device and use that to program the appropriate registers. Update the sg_req struct to remove the high_addr field and use dma_addr_t for src and dst to store the complete addresses. Extract the high address bits only when programming the registers. Signed-off-by: Akhil R Reviewed-by: Frank Li --- drivers/dma/tegra186-gpc-dma.c | 83 +++++++++++++++++++++------------- 1 file changed, 52 insertions(+), 31 deletions(-) diff --git a/drivers/dma/tegra186-gpc-dma.c b/drivers/dma/tegra186-gpc-dma.c index b213c4ae07d2..3ac43ad19ed6 100644 --- a/drivers/dma/tegra186-gpc-dma.c +++ b/drivers/dma/tegra186-gpc-dma.c @@ -146,6 +146,7 @@ struct tegra_dma_channel; */ struct tegra_dma_chip_data { bool hw_support_pause; + unsigned int addr_bits; unsigned int nr_channels; unsigned int channel_reg_size; unsigned int max_dma_count; @@ -161,6 +162,8 @@ struct tegra_dma_channel_regs { u32 src; u32 dst; u32 high_addr; + u32 src_high; + u32 dst_high; u32 mc_seq; u32 mmio_seq; u32 wcount; @@ -179,10 +182,9 @@ struct tegra_dma_channel_regs { */ struct tegra_dma_sg_req { unsigned int len; + dma_addr_t src; + dma_addr_t dst; u32 csr; - u32 src; - u32 dst; - u32 high_addr; u32 mc_seq; u32 mmio_seq; u32 wcount; @@ -266,6 +268,25 @@ static inline struct device *tdc2dev(struct tegra_dma_= channel *tdc) return tdc->vc.chan.device->dev; } =20 +static void tegra_dma_program_addr(struct tegra_dma_channel *tdc, + struct tegra_dma_sg_req *sg_req) +{ + tdc_write(tdc, tdc->regs->src, lower_32_bits(sg_req->src)); + tdc_write(tdc, tdc->regs->dst, lower_32_bits(sg_req->dst)); + + if (tdc->tdma->chip_data->addr_bits > 39) { + tdc_write(tdc, tdc->regs->src_high, upper_32_bits(sg_req->src)); + tdc_write(tdc, tdc->regs->dst_high, upper_32_bits(sg_req->dst)); + } else { + u32 src_high =3D FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_SRC_PTR, + upper_32_bits(sg_req->src)); + u32 dst_high =3D FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_DST_PTR, + upper_32_bits(sg_req->dst)); + + tdc_write(tdc, tdc->regs->high_addr, src_high | dst_high); + } +} + static void tegra_dma_dump_chan_regs(struct tegra_dma_channel *tdc) { dev_dbg(tdc2dev(tdc), "DMA Channel %d name %s register dump:\n", @@ -274,10 +295,20 @@ static void tegra_dma_dump_chan_regs(struct tegra_dma= _channel *tdc) tdc_read(tdc, tdc->regs->csr), tdc_read(tdc, tdc->regs->status), tdc_read(tdc, tdc->regs->csre)); - dev_dbg(tdc2dev(tdc), "SRC %x DST %x HI ADDR %x\n", - tdc_read(tdc, tdc->regs->src), - tdc_read(tdc, tdc->regs->dst), - tdc_read(tdc, tdc->regs->high_addr)); + + if (tdc->tdma->chip_data->addr_bits > 39) { + dev_dbg(tdc2dev(tdc), "SRC %x SRC HI %x DST %x DST HI %x\n", + tdc_read(tdc, tdc->regs->src), + tdc_read(tdc, tdc->regs->src_high), + tdc_read(tdc, tdc->regs->dst), + tdc_read(tdc, tdc->regs->dst_high)); + } else { + dev_dbg(tdc2dev(tdc), "SRC %x DST %x HI ADDR %x\n", + tdc_read(tdc, tdc->regs->src), + tdc_read(tdc, tdc->regs->dst), + tdc_read(tdc, tdc->regs->high_addr)); + } + dev_dbg(tdc2dev(tdc), "MCSEQ %x IOSEQ %x WCNT %x XFER %x WSTA %x\n", tdc_read(tdc, tdc->regs->mc_seq), tdc_read(tdc, tdc->regs->mmio_seq), @@ -480,9 +511,7 @@ static void tegra_dma_configure_next_sg(struct tegra_dm= a_channel *tdc) sg_req =3D &dma_desc->sg_req[dma_desc->sg_idx]; =20 tdc_write(tdc, tdc->regs->wcount, sg_req->wcount); - tdc_write(tdc, tdc->regs->src, sg_req->src); - tdc_write(tdc, tdc->regs->dst, sg_req->dst); - tdc_write(tdc, tdc->regs->high_addr, sg_req->high_addr); + tegra_dma_program_addr(tdc, sg_req); =20 /* Start DMA */ tdc_write(tdc, tdc->regs->csr, @@ -510,11 +539,9 @@ static void tegra_dma_start(struct tegra_dma_channel *= tdc) =20 sg_req =3D &dma_desc->sg_req[dma_desc->sg_idx]; =20 + tegra_dma_program_addr(tdc, sg_req); tdc_write(tdc, tdc->regs->wcount, sg_req->wcount); tdc_write(tdc, tdc->regs->csr, 0); - tdc_write(tdc, tdc->regs->src, sg_req->src); - tdc_write(tdc, tdc->regs->dst, sg_req->dst); - tdc_write(tdc, tdc->regs->high_addr, sg_req->high_addr); tdc_write(tdc, tdc->regs->fixed_pattern, sg_req->fixed_pattern); tdc_write(tdc, tdc->regs->mmio_seq, sg_req->mmio_seq); tdc_write(tdc, tdc->regs->mc_seq, sg_req->mc_seq); @@ -819,7 +846,7 @@ static unsigned int get_burst_size(struct tegra_dma_cha= nnel *tdc, =20 static int get_transfer_param(struct tegra_dma_channel *tdc, enum dma_transfer_direction direction, - u32 *apb_addr, + dma_addr_t *apb_addr, u32 *mmio_seq, u32 *csr, unsigned int *burst_size, @@ -897,11 +924,9 @@ tegra_dma_prep_dma_memset(struct dma_chan *dc, dma_add= r_t dest, int value, dma_desc->bytes_req =3D len; dma_desc->sg_count =3D 1; sg_req =3D dma_desc->sg_req; - sg_req[0].src =3D 0; sg_req[0].dst =3D dest; - sg_req[0].high_addr =3D - FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_DST_PTR, (dest >> 32)); + sg_req[0].fixed_pattern =3D value; /* Word count reg takes value as (N +1) words */ sg_req[0].wcount =3D ((len - 4) >> 2); @@ -969,10 +994,7 @@ tegra_dma_prep_dma_memcpy(struct dma_chan *dc, dma_add= r_t dest, =20 sg_req[0].src =3D src; sg_req[0].dst =3D dest; - sg_req[0].high_addr =3D - FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_SRC_PTR, (src >> 32)); - sg_req[0].high_addr |=3D - FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_DST_PTR, (dest >> 32)); + /* Word count reg takes value as (N +1) words */ sg_req[0].wcount =3D ((len - 4) >> 2); sg_req[0].csr =3D csr; @@ -992,7 +1014,8 @@ tegra_dma_prep_slave_sg(struct dma_chan *dc, struct sc= atterlist *sgl, struct tegra_dma_channel *tdc =3D to_tegra_dma_chan(dc); unsigned int max_dma_count =3D tdc->tdma->chip_data->max_dma_count; enum dma_slave_buswidth slave_bw =3D DMA_SLAVE_BUSWIDTH_UNDEFINED; - u32 csr, mc_seq, apb_ptr =3D 0, mmio_seq =3D 0; + u32 csr, mc_seq, mmio_seq =3D 0; + dma_addr_t apb_ptr =3D 0; struct tegra_dma_sg_req *sg_req; struct tegra_dma_desc *dma_desc; struct scatterlist *sg; @@ -1080,13 +1103,9 @@ tegra_dma_prep_slave_sg(struct dma_chan *dc, struct = scatterlist *sgl, if (direction =3D=3D DMA_MEM_TO_DEV) { sg_req[i].src =3D mem; sg_req[i].dst =3D apb_ptr; - sg_req[i].high_addr =3D - FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_SRC_PTR, (mem >> 32)); } else if (direction =3D=3D DMA_DEV_TO_MEM) { sg_req[i].src =3D apb_ptr; sg_req[i].dst =3D mem; - sg_req[i].high_addr =3D - FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_DST_PTR, (mem >> 32)); } =20 /* @@ -1110,7 +1129,8 @@ tegra_dma_prep_dma_cyclic(struct dma_chan *dc, dma_ad= dr_t buf_addr, size_t buf_l unsigned long flags) { enum dma_slave_buswidth slave_bw =3D DMA_SLAVE_BUSWIDTH_UNDEFINED; - u32 csr, mc_seq, apb_ptr =3D 0, mmio_seq =3D 0, burst_size; + u32 csr, mc_seq, mmio_seq =3D 0, burst_size; + dma_addr_t apb_ptr =3D 0; unsigned int max_dma_count, len, period_count, i; struct tegra_dma_channel *tdc =3D to_tegra_dma_chan(dc); struct tegra_dma_desc *dma_desc; @@ -1201,13 +1221,9 @@ tegra_dma_prep_dma_cyclic(struct dma_chan *dc, dma_a= ddr_t buf_addr, size_t buf_l if (direction =3D=3D DMA_MEM_TO_DEV) { sg_req[i].src =3D mem; sg_req[i].dst =3D apb_ptr; - sg_req[i].high_addr =3D - FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_SRC_PTR, (mem >> 32)); } else if (direction =3D=3D DMA_DEV_TO_MEM) { sg_req[i].src =3D apb_ptr; sg_req[i].dst =3D mem; - sg_req[i].high_addr =3D - FIELD_PREP(TEGRA_GPCDMA_HIGH_ADDR_DST_PTR, (mem >> 32)); } /* * Word count register takes input in words. Writing a value @@ -1304,6 +1320,7 @@ static const struct tegra_dma_channel_regs tegra186_r= eg_offsets =3D { =20 static const struct tegra_dma_chip_data tegra186_dma_chip_data =3D { .nr_channels =3D 32, + .addr_bits =3D 39, .channel_reg_size =3D SZ_64K, .max_dma_count =3D SZ_1G, .hw_support_pause =3D false, @@ -1313,6 +1330,7 @@ static const struct tegra_dma_chip_data tegra186_dma_= chip_data =3D { =20 static const struct tegra_dma_chip_data tegra194_dma_chip_data =3D { .nr_channels =3D 32, + .addr_bits =3D 39, .channel_reg_size =3D SZ_64K, .max_dma_count =3D SZ_1G, .hw_support_pause =3D true, @@ -1322,6 +1340,7 @@ static const struct tegra_dma_chip_data tegra194_dma_= chip_data =3D { =20 static const struct tegra_dma_chip_data tegra234_dma_chip_data =3D { .nr_channels =3D 32, + .addr_bits =3D 39, .channel_reg_size =3D SZ_64K, .max_dma_count =3D SZ_1G, .hw_support_pause =3D true, @@ -1433,6 +1452,8 @@ static int tegra_dma_probe(struct platform_device *pd= ev) tdc->stream_id =3D stream_id; } =20 + dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(cdata->addr_bits)); + dma_cap_set(DMA_SLAVE, tdma->dma_dev.cap_mask); dma_cap_set(DMA_PRIVATE, tdma->dma_dev.cap_mask); dma_cap_set(DMA_MEMCPY, tdma->dma_dev.cap_mask); --=20 2.50.1 From nobody Wed Apr 1 09:44:33 2026 Received: from BL0PR03CU003.outbound.protection.outlook.com (mail-eastusazon11012017.outbound.protection.outlook.com [52.101.53.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5675F328616; Mon, 30 Mar 2026 14:46:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.53.17 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774882007; cv=fail; b=Ce/QMRM38BgjDvFWPac4pAHrK4geqmN7MFFFx5dK7G92W8mI9qIlkohzJVqe1RxtZjaMXTl+2OyrzxF7CoukK740JIAsBVWlKgw7Va1uKfFlDe+r1nfJ+CIShqvnEK++wgEVPcmkGPaIG4DJTWvIdhxWthsnSSDqdOMomEcOkbw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774882007; c=relaxed/simple; bh=Er2RRwu1u3oKOS3YC2aaM4wUjBHuUHQTytGBNX25oZA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=hwYKEnvY4fIlVZfq3h9Dj0W/1FSJVhLUwRuL8kh4b87eMJkca4jMsrIcL36VcTtPxQ/REwgiG9ZqIQJ3gpnRswi1sgWc5PdmeShj//g3jW/aHkST/RmzqmXA1GJJifx8/gMWBmgQg+E19kWztvbybA05zGfJ2aWOrQESxw+mq6k= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=bGY69NDB; arc=fail smtp.client-ip=52.101.53.17 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="bGY69NDB" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=lPYVLHAHlJ2ivxC/lP2A8NKSz/lGXTgSZRbECYhacxrGPZGgcnU6MhaKCXKB7mq161qcWzPoppj/h/YXaH33stiN9RpQDmcdJJZX0STs2CZ6mo2I4oF/XyU5Gz3hz4Mp4iPCQiqZKTFo6vNaDdnWh6J09EqvuxhCx6MSq/HXxiUQaPcBUebiH0jyNWqUBZ2Zfe5AnwoBhdngzSUF2Ne4Tm6NQNgL68B+BnBghVSs7wSTe+6RKYn7uZoIG4js2c1Q8QH+hTpQU5MLVBaSMFL6Rs6Et8q/QVlCk5z1Ri16nWWytJDR2TMR99m7leiMI4qMA4f+SSSALeJCCSvLn24M0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=NnQOQpqDrVK75f38aGwZwUolWtEicpOiR9xr7UsTKpI=; b=DuLpDPPhRbSc4CVuv0/NfrFVPj498G1/KxxU0cZq0YMSf8fpeCYYTb3Nr566C8sV2GXYe665kamH0qr74+t99a5qYZlVAw9jou1dslPo9gNd2L+CJ8ZPonY4QAkscBJc6tmwUnSJJ5VL1ziy1tagA1eWewc/8fjY922hO9uveHUFl4glzP5BaXNepfACLJ8I7ZV52amMcXm3qRRBXy8PMREUusGrP2UDLmRoEL+npKzt8qtT4mVSHoZKJ8okIjIKfr61204u1f5Ees6RT0tIyoB4mpoJSsahrF3oZva/5yMIret4phcA5CqHfDnemeApILwNI8dd5U+vtnQt5v17Ig== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=NnQOQpqDrVK75f38aGwZwUolWtEicpOiR9xr7UsTKpI=; b=bGY69NDBFJ+lw7EJ2tr6zRMqp7BwlBQJOp5HDjJJNqJFZMsOqegskpf4yCiuD/KRluT5fBmrVgu3NmEAc1XtR46taDCMC28udtv9ql/HKXCUFn9M6fiLMx4DBxQy6fYQ/3CapUcnZk830yuiBOr8DKFw7FUTBFufsfDBViEcVsh5co3eKkGQK8Iet1fpUJBDXKSo2O4h3KYUPpp4RZ7ClKaKJWUEghqcw4X1bl0++wNvzYv4GHT+6CwXPEbJareK619S9jN7/p1Mk6+dJ1UK35/HHcNLtCipJ1J+DZ24s9h7K+XfF0lO5F4CEelNA2JaEBayGw4NT3UI9Fg/FoLwog== Received: from DS7PR03CA0253.namprd03.prod.outlook.com (2603:10b6:5:3b3::18) by CH1PR12MB9576.namprd12.prod.outlook.com (2603:10b6:610:2ad::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.15; Mon, 30 Mar 2026 14:46:38 +0000 Received: from CY4PEPF0000EE39.namprd03.prod.outlook.com (2603:10b6:5:3b3:cafe::67) by DS7PR03CA0253.outlook.office365.com (2603:10b6:5:3b3::18) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon, 30 Mar 2026 14:46:38 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CY4PEPF0000EE39.mail.protection.outlook.com (10.167.242.11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:46:38 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:46:20 -0700 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:46:19 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Mon, 30 Mar 2026 07:46:15 -0700 From: Akhil R To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , "Jonathan Hunter" , Laxman Dewangan , Philipp Zabel , , , , CC: Akhil R , Frank Li Subject: [PATCH v5 07/10] dmaengine: tegra: Use managed DMA controller registration Date: Mon, 30 Mar 2026 20:14:53 +0530 Message-ID: <20260330144456.13551-8-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260330144456.13551-1-akhilrajeev@nvidia.com> References: <20260330144456.13551-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000EE39:EE_|CH1PR12MB9576:EE_ X-MS-Office365-Filtering-Correlation-Id: 4c4f9079-6f0e-4475-8d3e-08de8e6b25fe X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|1800799024|36860700016|376014|7416014|921020|56012099003|18002099003|22082099003; X-Microsoft-Antispam-Message-Info: 3H4OItW5uaK7AwNIzHe2XMj2Fe6wyTShyHukwFGhDsDG6f/FwP1k41ZvkktZzGPU4R4urMFH3UUGhRmuIp4K2T+Z1eVOnaeglsChE/4PRd0hlBQs6nOYBwnunJcF1/UZfNTtAbQ0PEGmVBeR0doLHlV+rDy1zzQCepxJMst0b97s82fwdGLF1aJH5/DtLS+uxFMXihpN0W6AXVvXLbWCYGL7737/P4vu/CdevsVVVTWaTWtU3R/BUbTmyMLvtfriw8RBwfRRhf9/wYJyW065D9Mc8uWmdRq5Zkxz7u1ohTBeLS5VFCieehbgTTP97vZoWetiWfsrBwiQpBh8zQuAQuwT7OUXc1eXHWY/A5gegVyqeMC/9qPtnYJ9Ugz1eMfizm1lYaSeJ7xmRQV6hGwmAv1vYgAg5CSvtySGXHPeZpQfy37zPXrs6TJtNGJu5XVLw5DG3OP6OVdH4NO/n6OlH6d4uc0PQBtSUVw1V4quWZhJ90Vav1qBDmUju9Ftc9oW5FnZoTi4hlJI8Mv6yi6tq1Oxxs7i2gUOGUugBkZPyjA/oh5Ow+/peUpQqVVFUC1/GxqFr3xHR9hxDLudGTXT0OjkTPwUo4efFnUDGyqjAXdTPC6LluVVAV2Y65Ql9aa0E1kLYQskQPd1yKnxBP+XXTkYlp76CMeabjV/YOSR/7LnA0cu5FbP2dOgbF+aBDf+uni3z8BESeyTcz5oiKn2RmCxXakTMUD1Z2jh8NaiVzEc6kRzBPOSseAmUYcZvgrHeulkGKC0SQCg6GpaQT8LrBtVyO/YcuWnRfkKHWoJ22R4eJuB4OJ1QZfnsY4nEm5L X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(1800799024)(36860700016)(376014)(7416014)(921020)(56012099003)(18002099003)(22082099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: L/mDl5Fv/kRvRDwME1BPWX1bsDMP+fT5SHza2nnW1btlqFQv/zGQTnTcq90fABlAppOhFpXtaJJxLqXCQTOzc8A1eirA2efkQcIRDgm3iBcw2wPjvVvUFGWBDDPjmPS+MtFqR9b0EIjBHod3X+tTQgE2GnGnmnJn2ZeULaYqm6TN6vS2EDpH1gZIN969VH+NrKiwSsQK3QPVcjHAvhhSF7UJUlGJmWpMZ+0wmY3/19fxYZz6DKM8uIMMoocZ+jakskGfERRDcnM+FEISGdxGiRf4++yLcDNaeEhFOrapAzjXtME9u1CWg7CN5DRgN9I86RTKJC8+N+QiepbRFntWlkBF+ANckNPER3Ar62eu4bVnANp6n0bB8PfxanhlXmu9csnh9Mh6WfW0JlRwSkfN88UFaYd8cuX/rtz7AXo/AOPt9bQUGV7l1tfwg+gLxYdW X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Mar 2026 14:46:38.2223 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 4c4f9079-6f0e-4475-8d3e-08de8e6b25fe X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000EE39.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH1PR12MB9576 Content-Type: text/plain; charset="utf-8" Switch to managed registration in probe. This simplifies the error paths in the probe and also removes the requirement of the driver remove function. Signed-off-by: Akhil R Suggested-by: Frank Li --- drivers/dma/tegra186-gpc-dma.c | 19 ++++--------------- 1 file changed, 4 insertions(+), 15 deletions(-) diff --git a/drivers/dma/tegra186-gpc-dma.c b/drivers/dma/tegra186-gpc-dma.c index 3ac43ad19ed6..9bea2ffb3b9e 100644 --- a/drivers/dma/tegra186-gpc-dma.c +++ b/drivers/dma/tegra186-gpc-dma.c @@ -1483,37 +1483,27 @@ static int tegra_dma_probe(struct platform_device *= pdev) tdma->dma_dev.device_synchronize =3D tegra_dma_chan_synchronize; tdma->dma_dev.residue_granularity =3D DMA_RESIDUE_GRANULARITY_BURST; =20 - ret =3D dma_async_device_register(&tdma->dma_dev); + ret =3D dmaenginem_async_device_register(&tdma->dma_dev); if (ret < 0) { dev_err_probe(&pdev->dev, ret, "GPC DMA driver registration failed\n"); return ret; } =20 - ret =3D of_dma_controller_register(pdev->dev.of_node, - tegra_dma_of_xlate, tdma); + ret =3D devm_of_dma_controller_register(&pdev->dev, pdev->dev.of_node, + tegra_dma_of_xlate, tdma); if (ret < 0) { dev_err_probe(&pdev->dev, ret, "GPC DMA OF registration failed\n"); - - dma_async_device_unregister(&tdma->dma_dev); return ret; } =20 - dev_info(&pdev->dev, "GPC DMA driver register %lu channels\n", + dev_info(&pdev->dev, "GPC DMA driver registered %lu channels\n", hweight_long(tdma->chan_mask)); =20 return 0; } =20 -static void tegra_dma_remove(struct platform_device *pdev) -{ - struct tegra_dma *tdma =3D platform_get_drvdata(pdev); - - of_dma_controller_free(pdev->dev.of_node); - dma_async_device_unregister(&tdma->dma_dev); -} - static int __maybe_unused tegra_dma_pm_suspend(struct device *dev) { struct tegra_dma *tdma =3D dev_get_drvdata(dev); @@ -1564,7 +1554,6 @@ static struct platform_driver tegra_dma_driver =3D { .of_match_table =3D tegra_dma_of_match, }, .probe =3D tegra_dma_probe, - .remove =3D tegra_dma_remove, }; =20 module_platform_driver(tegra_dma_driver); --=20 2.50.1 From nobody Wed Apr 1 09:44:33 2026 Received: from BN1PR04CU002.outbound.protection.outlook.com (mail-eastus2azon11010067.outbound.protection.outlook.com [52.101.56.67]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2B00D3242B3; Mon, 30 Mar 2026 14:46:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.56.67 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774882016; cv=fail; b=sBF9Z/UfL6w491B9+PlfXlQW9OLCXeQW4O34QxWmGJpZGlURn3ib2SRbCyURaZfc87KTsgy4olmhcmZYRi0xJ3mMe3Tbk1W/kUWsC+Xyihm0KVPr+/46Uvj3Yvm/cx1HN/lFK2VM0y8gplijHnewJx16vRMm7SWX/o4/DPx3FUk= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774882016; c=relaxed/simple; bh=WG2+Bly3nyEIt6xuS+A7xFFZDoAAshRJ/VdCkiTYHWI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=j90+7U5guuk3f52NtwbCnpUZwUBGatoaLaRUyt/n8yB64PjlhxGqYtyaoBZeTw95eh6B0zzz0ypGaBKVmBbsnEq4+tlYrzdnhubnEZYiSmU8U75vRW/+BelfnidYqrZcqozv5HS+debOYAzH8Ikz9lZdEgaq/nUVBtS4HSb9PlA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=PuJ0FRBd; arc=fail smtp.client-ip=52.101.56.67 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="PuJ0FRBd" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Zswzz5c11P4sdgyTY2jBTxYbt3kWr0n7RuiBjNc+GDVfH8N0W5jHSc4GH3pYadxGO5XfeMr+ekHzkisAAiTmMoP+YvthIMLRM+utW9DtFQ+qGkUMFFgnovuK9Ndma0TRqzhAGiLwJowRleN/+ccmWoOVzDp/yk4OpYnIWXOIOKpAiXYi2CDGpr8/bgLpHXfVfXuk7J5L+wnyxBm7E+57YzaYrPSP8B2PQUlrTDabuJSJafBI9qarDF0pLu7gN6H/bpHIegib73qpM7yl7pRmrn0Oj6SVA9DF0RR6MER6SO3Yx/cqze7gWm2MR8K466OUNlrEH/sYEk9jnImJfxManQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SrXw7TLEzYi+XLbUY+YehQJUOxk7EBo+aozC4F5LChg=; b=cmw51kaB/E0uwEAP4ZdqhGWft/KqHU39cBtferz1Ou2vQMGxdAydJfGfga0uh8HZI7czL3w3MxxMpQpY9pHv9CXoMhPvZPr/+I/yMoqdwebfdAlS6GoAR7DEG1h3ro+srdNw/fjjDP+LX+q3LeiwpN4TWDcOLvVEkTLRp4iuHfNF5XvtnGhyZ7pMCCjKBo7F+penpiozT9ve4PsEXwigwD+XVpawKh4+nWnukV5kfcrSedrjVhf4QWU2LPpBM56lZqaNEnzw0Jt1yNxLU+cn/YZsRJEmkHKH/ARNi7qK59S6ujyf5kEmmeGfSa9L9qxty3iVKj3mDm1PGOKNhtrKgA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SrXw7TLEzYi+XLbUY+YehQJUOxk7EBo+aozC4F5LChg=; b=PuJ0FRBdeUv/CzEuAuUyzj+tg8ajKguSHJVVru6uUBIZSEc2KBWMN1yNAk0U0GQl5zK9oQuJPnz5u959wM+3lp/aOKs8b5r5/1dLfVdaLj8bXetjhYnpkNaKJfEm91KsTA1PWoGcjCTklfWt564JBU6QtpDL/heXA0ad/0rDNI5BoQnoP7YlwppPqtxbZJ/LGOv1gfpkToo64KBJdER8C3jmVQPt38OWcmd0w2FLwMamYrlR1aGdf4Ln7/yHtGPKp/B37DLhg7pwmQHCaSN5EE3i0XHaIpV2zjs/YHVXocG+J+fWd9HzOvM3NtAVRfzE+iCv4avoIvfTGhqY8BMnbA== Received: from DS7PR03CA0024.namprd03.prod.outlook.com (2603:10b6:5:3b8::29) by CH3PR12MB9023.namprd12.prod.outlook.com (2603:10b6:610:17b::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.20; Mon, 30 Mar 2026 14:46:44 +0000 Received: from CY4PEPF0000EE3D.namprd03.prod.outlook.com (2603:10b6:5:3b8:cafe::11) by DS7PR03CA0024.outlook.office365.com (2603:10b6:5:3b8::29) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon, 30 Mar 2026 14:46:44 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CY4PEPF0000EE3D.mail.protection.outlook.com (10.167.242.15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:46:43 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:46:27 -0700 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:46:26 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Mon, 30 Mar 2026 07:46:22 -0700 From: Akhil R To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , "Jonathan Hunter" , Laxman Dewangan , Philipp Zabel , , , , CC: Akhil R Subject: [PATCH v5 08/10] dmaengine: tegra: Use iommu-map for stream ID Date: Mon, 30 Mar 2026 20:14:54 +0530 Message-ID: <20260330144456.13551-9-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260330144456.13551-1-akhilrajeev@nvidia.com> References: <20260330144456.13551-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000EE3D:EE_|CH3PR12MB9023:EE_ X-MS-Office365-Filtering-Correlation-Id: 459522b5-d1cc-4d65-e93b-08de8e6b2964 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|7416014|82310400026|1800799024|36860700016|376014|921020|22082099003|18002099003|56012099003; X-Microsoft-Antispam-Message-Info: lZBssmX4Xs0aPc039KQ9+J2eYy7RlnvqRnln0ICiFe2/WWcHeTgBT0JvD9GJAMqHzbe74C8GNmjfdLaJkAlON9shYMTPwH9DoUuFh0CoQmD/SmUxgFmhuSeHLovNMD0+4rD6f7k5xD+O8rSnpWIC5NYBs2jLNZ4jZLDoRz9xgbBsaDgE97TwnL2LT8ta0hjUFqpQPmMJ6Oi/qq1zAbXdilR9yvL9MVHkvzo2FI9hufdLctg0U8ke6iqsv3Vy0b4gRZvQ16uK3TYoQNz3ElJBpjCurWnwoFINkRrJmQcVPr8NbQqkHurLpJ85pg57Xn8OkUa1LCi2tQfhp77USwOe2dw8LKFmS0adswcYXdI6ed7DBDoc76uQiGM8d7QvsrCR4eCGBOyx++nX3NURcw2p5taZHyaa4gbc980g+DnUcYFD0rtpo4KYpZd/1oK497S+LuynXh5Y2mbJdOljZGFEtQCTrewtI8I9aUgoohRihrL1U+ZrWIQWQJc6LlDrbP9Mx9HiS6DDbuSkxMQSVv8AXijISGVeh/EsPc1q9FO9RjscAyEwYh2228GSIDcmsRHZQUNt5miPbMkGST95V7YtJN5d0PDomHD2JoDWAJ4l3iHb4T/I9fqtrhrtX+xlS8+A9S0U2D7Fk54kr0JP34RZ1K4NIBYQPk5txTsHbaH3IR4RdaQvfSwPi6T2OoR0QaiRD67SQc4N0gI7lMX1ALZRnjaSorAqrPv/nNwUgSGEiNLejjX8zf6Q1VBnI4fUwEbHdREwotzSodKp/mvv4omEQrmR+g5juZ7ocLXwagjAZ8gIlbPZnUdJxbJdnZTB3NU9 X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(7416014)(82310400026)(1800799024)(36860700016)(376014)(921020)(22082099003)(18002099003)(56012099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: E5WNI2N6yqjTysDanMnPiHWMD2c48agkwoYXawezrasJl9Fv7jZ1PkVUxy9lmkDIl2pdDgarn1VcgCRrE5l7vIY3SmaXDogJ698nElBctrchuE/azC3dSix6x1S2/304KnY9Y0cxN26mhZoB9zZC/EgPLxPxipnYszQiO/eAuwJR7h/cCj0YjeIdkjQcfIea1Jc57WAWtVZduWUGzKoW5WLrbIL3eyVDcnUDqOrY6DbITkTTD48c+1H9c4p005EvFYHLbMG/OwfzUsHHgCUkq3t6rvjmLNE5C4SFPgAuGIC5TemSBkNK6WwSSD3/kITavM5iCIgSgjzLHrYJ3Xv+KIOg4ZxLxo3CybmRn6cEbbk5uW4fB3Yvd/BW8ByIlU97GQ6JYaOKwsWKCzfBH9Jqer8aoA2lXqNuO0D3lVJb296fhR7CkvDA/uBgi/fAiq+q X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Mar 2026 14:46:43.8427 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 459522b5-d1cc-4d65-e93b-08de8e6b2964 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000EE3D.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH3PR12MB9023 Content-Type: text/plain; charset="utf-8" Use 'iommu-map', when provided, to get the stream ID to be programmed for each channel. Iterate over the channels registered and configure each channel device separately using of_dma_configure_id() to allow it to use a separate IOMMU domain for the transfer. However, do this in a second loop since the first loop populates the DMA device channels list and async_device_register() registers the channels. Both are prerequisites for using the channel device in the next loop. Channels will continue to use the same global stream ID if the 'iommu-map' property is not present in the device tree. Signed-off-by: Akhil R --- drivers/dma/tegra186-gpc-dma.c | 57 ++++++++++++++++++++++++++++------ 1 file changed, 48 insertions(+), 9 deletions(-) diff --git a/drivers/dma/tegra186-gpc-dma.c b/drivers/dma/tegra186-gpc-dma.c index 9bea2ffb3b9e..64743d852dda 100644 --- a/drivers/dma/tegra186-gpc-dma.c +++ b/drivers/dma/tegra186-gpc-dma.c @@ -15,6 +15,7 @@ #include #include #include +#include #include #include #include @@ -1380,9 +1381,13 @@ static int tegra_dma_program_sid(struct tegra_dma_ch= annel *tdc, int stream_id) static int tegra_dma_probe(struct platform_device *pdev) { const struct tegra_dma_chip_data *cdata =3D NULL; + struct tegra_dma_channel *tdc; + struct tegra_dma *tdma; + struct dma_chan *chan; + struct device *chdev; + bool use_iommu_map =3D false; unsigned int i; u32 stream_id; - struct tegra_dma *tdma; int ret; =20 cdata =3D of_device_get_match_data(&pdev->dev); @@ -1410,9 +1415,12 @@ static int tegra_dma_probe(struct platform_device *p= dev) =20 tdma->dma_dev.dev =3D &pdev->dev; =20 - if (!tegra_dev_iommu_get_stream_id(&pdev->dev, &stream_id)) { - dev_err(&pdev->dev, "Missing iommu stream-id\n"); - return -EINVAL; + use_iommu_map =3D of_property_present(pdev->dev.of_node, "iommu-map"); + if (!use_iommu_map) { + if (!tegra_dev_iommu_get_stream_id(&pdev->dev, &stream_id)) { + dev_err(&pdev->dev, "Missing iommu stream-id\n"); + return -EINVAL; + } } =20 ret =3D device_property_read_u32(&pdev->dev, "dma-channel-mask", @@ -1424,9 +1432,10 @@ static int tegra_dma_probe(struct platform_device *p= dev) tdma->chan_mask =3D TEGRA_GPCDMA_DEFAULT_CHANNEL_MASK; } =20 + /* Initialize vchan for each channel and populate the channels list */ INIT_LIST_HEAD(&tdma->dma_dev.channels); for (i =3D 0; i < cdata->nr_channels; i++) { - struct tegra_dma_channel *tdc =3D &tdma->channels[i]; + tdc =3D &tdma->channels[i]; =20 /* Check for channel mask */ if (!(tdma->chan_mask & BIT(i))) @@ -1446,10 +1455,6 @@ static int tegra_dma_probe(struct platform_device *p= dev) =20 vchan_init(&tdc->vc, &tdma->dma_dev); tdc->vc.desc_free =3D tegra_dma_desc_free; - - /* program stream-id for this channel */ - tegra_dma_program_sid(tdc, stream_id); - tdc->stream_id =3D stream_id; } =20 dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(cdata->addr_bits)); @@ -1483,6 +1488,7 @@ static int tegra_dma_probe(struct platform_device *pd= ev) tdma->dma_dev.device_synchronize =3D tegra_dma_chan_synchronize; tdma->dma_dev.residue_granularity =3D DMA_RESIDUE_GRANULARITY_BURST; =20 + /* Register the DMA device and the channels */ ret =3D dmaenginem_async_device_register(&tdma->dma_dev); if (ret < 0) { dev_err_probe(&pdev->dev, ret, @@ -1490,6 +1496,39 @@ static int tegra_dma_probe(struct platform_device *p= dev) return ret; } =20 + /* + * Configure stream ID for each channel from the channels registered + * above. This is done in a separate iteration to ensure that only + * the channels available and registered for the DMA device are used. + */ + list_for_each_entry(chan, &tdma->dma_dev.channels, device_node) { + chdev =3D &chan->dev->device; + tdc =3D to_tegra_dma_chan(chan); + + if (use_iommu_map) { + chdev->bus =3D pdev->dev.bus; + dma_coerce_mask_and_coherent(chdev, DMA_BIT_MASK(cdata->addr_bits)); + + ret =3D of_dma_configure_id(chdev, pdev->dev.of_node, + true, &tdc->id); + if (ret) + return dev_err_probe(chdev, ret, + "Failed to configure IOMMU for channel %d", tdc->id); + + if (!tegra_dev_iommu_get_stream_id(chdev, &stream_id)) { + dev_err(chdev, "Failed to get stream ID for channel %d\n", + tdc->id); + return -EINVAL; + } + + chan->dev->chan_dma_dev =3D true; + } + + /* program stream-id for this channel */ + tegra_dma_program_sid(tdc, stream_id); + tdc->stream_id =3D stream_id; + } + ret =3D devm_of_dma_controller_register(&pdev->dev, pdev->dev.of_node, tegra_dma_of_xlate, tdma); if (ret < 0) { --=20 2.50.1 From nobody Wed Apr 1 09:44:33 2026 Received: from SA9PR02CU001.outbound.protection.outlook.com (mail-southcentralusazon11013002.outbound.protection.outlook.com [40.93.196.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1088E330662; Mon, 30 Mar 2026 14:46:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.93.196.2 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774882019; cv=fail; b=uCGAZ8gf32z81E+aSwtcaDu/FavUdkdFKFngErsGN73waqoy9+3u0A+/rxMTfPNvVz4EoBtR608Uieh0OaLo8v4Vr/zQOvO1prONphk2svH/z3KoaMKcXsyw9z1k2dP9/N/M4j+ulI3E8YyZFFNatR8Ank/WcCLxzfUCSe9hHSE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774882019; c=relaxed/simple; bh=F7N07dFMLvlemGwIuQlgPeHn+dNn4DEOYOxqNi6avqQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=eqd8kS1rU0KHtLq9XlG7mJNu8RepEfFClKrtroHeXC8pxebkkoIbgPOLcN+MoopDpQL6nqYbzdJgP/zfy/gZN70FB3jw8HMnPXckZZpiOkKpQu0k1WcDmnr3AGZ7viF5LZDtSGEIkPe+lpBZzLf7l8Upp9gAPvz0Y0uh+0nfd1Q= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=mfAsD8Wo; arc=fail smtp.client-ip=40.93.196.2 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="mfAsD8Wo" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=lMaZCtNA/xi4k/vS1Ua/5z2MCVAa2pgQ8blFaaNiFp0egg75IYxeA8MhPA2peBLGTlTtVd9g0DfOtr0uzAT+Xvnny+lhToxMHOklSb5jHv4x/QElOM3d5Cb7pyebLBZZY0Vy6mQg+jN2EYczXfhW9PGU7NVttUJSVhcBrHXVHXPO0L4nKlDSxar7/2fDQSeA5Q5oD8RP4BJIEJ6vyk/T+EPwu7UK14czL4hiLEez9pgU99Z7KCLoqeXvmrjwkiQgcM9Tj51r2gzQ4dfJ8z+W7UhbDZSXz6d7eqNxfxZDy90Vj7YOU3su2DkQ+E2iuilBPEorTP5DoLBhu4g6roieYw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=URPqDxmkI/L7xMDFRAwSv9wH+PZi2i3JfG01+7Uel3s=; b=Vnsu35t9tYevr98Zi6l3zTFmT3M0CubxnlDEc+73VlwYVSAE1uegH1fEVSK+tAnvomEWj9SFGv9ldIqFoAfI3O4UcYbSoAHV4kq0Z1f955HYgZJO+8tssbq/qXLRR/NEwwVH6vIGSURrOBLItFe3d2+YjkzLEH5L59lmOw0CKtyRiQHsK4Dg5amO++S5IqSJIIuaHjHayb9DKoL/+8Kwe6yHhrMALkXd3iRvki64i5URi9RedCiYypfZpG6nb4S7A5I9r+yO97wJYWxSeNz0koGNoD2YqnlwEdCJIzOHhaeOn4pg889LsWpcwaayPHV0vRNr203GLctICWEMDlynIg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=URPqDxmkI/L7xMDFRAwSv9wH+PZi2i3JfG01+7Uel3s=; b=mfAsD8WorN4IJ8XgnO1joHcP9/skxJt1/o42fbEHY5UW+lCkfRpJ1h3aDXNUNIitx4POIUYaletum64+nU9dS3F4lx/zkvKr6cO0fodsiN6oVizgBkSbNX1QH/7jsRVOTz7dE7YbX6gJZcoQFvI5/AzvVPDxUbV1hbLnLIAg1C2SZ4F0aY8s4HYHP40BfhZYkDLSrADlDGBBebULHL8vSv7YXM5e88sqqSnfQ7qTV47jV7n20D1O2MD0QXXzrsSMTO0rmfj0mHdzBBiZcK5Pvdr5pyuhJhpjtLCEyKdJvc3IkTOoqrZXpOpXIYJMqNcCHeIlxojSpkQOpqVbRfpmDg== Received: from DS7PR03CA0269.namprd03.prod.outlook.com (2603:10b6:5:3b3::34) by IA1PR12MB9740.namprd12.prod.outlook.com (2603:10b6:208:465::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.8; Mon, 30 Mar 2026 14:46:53 +0000 Received: from CY4PEPF0000EE39.namprd03.prod.outlook.com (2603:10b6:5:3b3:cafe::13) by DS7PR03CA0269.outlook.office365.com (2603:10b6:5:3b3::34) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon, 30 Mar 2026 14:46:53 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CY4PEPF0000EE39.mail.protection.outlook.com (10.167.242.11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:46:53 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:46:35 -0700 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:46:35 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Mon, 30 Mar 2026 07:46:30 -0700 From: Akhil R To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , "Jonathan Hunter" , Laxman Dewangan , Philipp Zabel , , , , CC: Akhil R , Frank Li Subject: [PATCH v5 09/10] dmaengine: tegra: Add Tegra264 support Date: Mon, 30 Mar 2026 20:14:55 +0530 Message-ID: <20260330144456.13551-10-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260330144456.13551-1-akhilrajeev@nvidia.com> References: <20260330144456.13551-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000EE39:EE_|IA1PR12MB9740:EE_ X-MS-Office365-Filtering-Correlation-Id: d25d8ba1-cec3-4a43-6dca-08de8e6b2f0b X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|36860700016|1800799024|7416014|376014|921020|22082099003|56012099003|18002099003; X-Microsoft-Antispam-Message-Info: 0EH8bF/kYKK9bKpsOeGPxrYC1OBY2D7OPmuvzC+3a7hbbFo+dVwrOKpfU919WXVDfo2Ku4eTPW4xpLmK7dUiFT889EiY0hlZImth6kZi0x2z+dvbTBfosqSO0fcoxez0nK9siho0zqGWAtBcvr/Zes2RICtTjIdG98ft0gKRNiu+Wc8TxvtMkbfU+YTayF9NpOecSrHJFDThjfxuVyPfCH8CwRwRgluP+ESiDMNPQQlRnVLIA0kZAljDEWsj5BAPLTIrIDIC4bYjpP79p6QRjJpnObEDdM+UC84TDRCoGQ+RNZEFXtE2TvYDkps6nvn/Nv2jhUCnp3W6zfDf/yPzrxWJOACp7N2mcdt8LvOiCuqM/d9khB5U/ylDdrKSFHrake9t+cDKIVl7KU4XNwXJ/BS9GAnvqUfl38bDVV7p3jrZqdjNV7VVDu4zYCrGaUCpQU7b3pSXl8alr8//Axc8HwUVCjpER0ABMwN82qTWN6lCfYsFEHprH3FH1vxqOL9HS7mhfXZE28Ym7inHMuC57iafVpE4Q4EMaV94QP2t/DJKp5DmUiASEVqPLQTQNfm7S0dQOUp6Zvbw1T4flpHhOWKAa2YKbIQirSP4kUtog7T5u1TpaXVWZl3xSq/sx547mBqG6FOcbC7gzUa1a6qPqCO7XG1CxtxeGXbyp76HKgxC0SS7LQWOUuPQ0HmNzifgGNSAh7y722PUgTbS2ggfNJpOMDimf5YG4POXS+xfDsfw8fdovtwyaIFf6POZBqQGjIxk5G2mJXkMs5NCF67R2PRsgf14DPGsY2EfW4h83ekI28NHHc1banLwIpTCqkVr X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(36860700016)(1800799024)(7416014)(376014)(921020)(22082099003)(56012099003)(18002099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 1mCNhS93+qIU3nPF+n3iNN81BhH82Ocru3Dgj/WaI2KsfrSTK5e9fTvgGvFavWaTZP/1wmn3l6dAEzP50M1+B9jFfZ7V04K9kaQQCyCE6Sl+cAsOo9phjCup11iaMbC2NzheZB3jMY1r01/FCRNu6m04E8Yu7RbATgvP+A3ArEmK6/KCsNQwhe1afjxe49LKkRmJFQhUtzK2WU+hBtWr08G1DTVqtWw4XvkJJ2e2ldWra/9rc0jSQHLDNu9k5wC1bFx4FD1+WsIBMx3+UJhuIK2htK19X8vPjzkzRumsSvEYBRmtv/dRJ9VM7MJ2nPWgrhhyhyb43arAAWSsTodJ9l4udIP0wJcdJbcQL5a8PsMv6ENrYhRrREpZsqiZ6m92Z1YNYXz6w6t1d4j9hQFo6cjrvfbLA3GzWBz2JdPw2SQVMrzNaQbDG6pDARgka9f4 X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Mar 2026 14:46:53.3937 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: d25d8ba1-cec3-4a43-6dca-08de8e6b2f0b X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000EE39.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA1PR12MB9740 Content-Type: text/plain; charset="utf-8" Add compatible and chip data to support GPCDMA in Tegra264, which has differences in register layout and address bits compared to previous versions. Signed-off-by: Akhil R Reviewed-by: Frank Li --- drivers/dma/tegra186-gpc-dma.c | 30 ++++++++++++++++++++++++++++++ 1 file changed, 30 insertions(+) diff --git a/drivers/dma/tegra186-gpc-dma.c b/drivers/dma/tegra186-gpc-dma.c index 64743d852dda..0b7faf8bb80b 100644 --- a/drivers/dma/tegra186-gpc-dma.c +++ b/drivers/dma/tegra186-gpc-dma.c @@ -1319,6 +1319,23 @@ static const struct tegra_dma_channel_regs tegra186_= reg_offsets =3D { .fixed_pattern =3D 0x34, }; =20 +static const struct tegra_dma_channel_regs tegra264_reg_offsets =3D { + .csr =3D 0x0, + .status =3D 0x4, + .csre =3D 0x8, + .src =3D 0xc, + .dst =3D 0x10, + .src_high =3D 0x14, + .dst_high =3D 0x18, + .mc_seq =3D 0x1c, + .mmio_seq =3D 0x20, + .wcount =3D 0x24, + .wxfer =3D 0x28, + .wstatus =3D 0x2c, + .err_status =3D 0x34, + .fixed_pattern =3D 0x38, +}; + static const struct tegra_dma_chip_data tegra186_dma_chip_data =3D { .nr_channels =3D 32, .addr_bits =3D 39, @@ -1349,6 +1366,16 @@ static const struct tegra_dma_chip_data tegra234_dma= _chip_data =3D { .terminate =3D tegra_dma_pause_noerr, }; =20 +static const struct tegra_dma_chip_data tegra264_dma_chip_data =3D { + .nr_channels =3D 32, + .addr_bits =3D 41, + .channel_reg_size =3D SZ_64K, + .max_dma_count =3D SZ_1G, + .hw_support_pause =3D true, + .channel_regs =3D &tegra264_reg_offsets, + .terminate =3D tegra_dma_pause_noerr, +}; + static const struct of_device_id tegra_dma_of_match[] =3D { { .compatible =3D "nvidia,tegra186-gpcdma", @@ -1359,6 +1386,9 @@ static const struct of_device_id tegra_dma_of_match[]= =3D { }, { .compatible =3D "nvidia,tegra234-gpcdma", .data =3D &tegra234_dma_chip_data, + }, { + .compatible =3D "nvidia,tegra264-gpcdma", + .data =3D &tegra264_dma_chip_data, }, { }, }; --=20 2.50.1 From nobody Wed Apr 1 09:44:33 2026 Received: from DM1PR04CU001.outbound.protection.outlook.com (mail-centralusazon11010029.outbound.protection.outlook.com [52.101.61.29]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5E64731F984; Mon, 30 Mar 2026 14:47:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.61.29 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774882035; cv=fail; b=V11/7jbDu03HhLKpTPPhADc6ft7neHau/yKeWGcnrgN2b6bVFy11j3O7qQbWf2e5MZkIBi0dSpfsDrIfRKfSQIM48Mfe2Z0/h/82l21Z1hvh1a4IIrVI+T09qTZAAp496Ofx6t4FZjolNwcUyacUNqY71LaRqdEk7/B78JzA7Z0= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774882035; c=relaxed/simple; bh=S1s9eEL+e6ZhFAmNEYpv65ZovJCBkkZwzR7yhlLIEow=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=A8r4Q4IRNVYLCZV6HtrDfFRjFMAudGpKOPh2GM8I4VdlNw68Ao8ZLehEw5QiaD8JN7baWZn6lwXjqxg6fsNnd9JGKKtQfiBQvPt1M+IVMBqVEu0oarKM/TScgu0p4PAMXG4i+1UkwmugNPBPP19rzGVSr/1lyqFutbQOLLzQ8nA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=gMTSL5+K; arc=fail smtp.client-ip=52.101.61.29 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="gMTSL5+K" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=OKSAOKVPOpyUGY9d5NXCU3hqJjb6JNLkHArfq/BXOdQ28CGwNtD6HlMCgVZApX0YGP+LYsOuzjQo3lTIKMb5Wy36Zcy9c6Wd5Rt7ZZW8gc/b3X2BlY0UIx1cHzAKz/LP60bVchfnnR2SCXEgSGkALhkwcG9CashppHbrebA8/ZOjkNXPHTCHXzZ6qPHuZyxQEp00fB48xofRwd564JSni/9MNUjNbJYIzv810fj7ZsdPHvatXdwCn4jXzM2PixM/Me0FKk998bIazTg0t8qyq22alCeV38NuzeAr7xVM6CUynd0ltREPTt438GxcYBCsUMqCNjeNTRv62pM/iQPkMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=GrBIbZMyVZaLHD0RxJdtH7oKyBdkos2HKFAeioE4AKs=; b=yCOl93LCv6nnLhWD+KCwcIDTrTPd6mxVM8Uud0Xa0T6P0jwJK/riNx+uXuTH4fG2rQEvQat+i/+wZP1WfuqPDdS6IzSRGTOw4tzO+9ThUHAI2zip0pych4Bf7sWU99jawpBzMw6B83tzGy6pe5mcH/VRHVzEzARNCDxJAwwz6xHmV0SKMqF9TPQURHjy9LZ5Wmij1ICuUGKZQ3TsvzUh3LN8PyUhN/E4Mp3rBQXOh/NU48V0sldiknQK+OTckKkA7jHsUz4YKw8ek6qZTqc+4XZ6jNggIdspLmGunAqujXQuUzz9JzUffyxX7XUQjScBwD5D3peiXMs5v9P2x3OH0A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=GrBIbZMyVZaLHD0RxJdtH7oKyBdkos2HKFAeioE4AKs=; b=gMTSL5+K9v9KSWz+wdAaq7lIu2L0R/gYFgkxPRCFBSvkcJUylXgRSUTI/5NTb866CAVOF9KQQGIJeVlmYWdww8zOOjcN7ftIPRNpa1PF6hNAy3MFZnnVyfYiHyTBQI+dDBPW1vbDqMeSvSrCfYPEuKOxn/0SR4AVoDadmZ9Z72MouN60VjRtKU02LJHxh9eb8LWgUxAc6URPe7dKXtGB7TAvmmQdQA3WOorHpHYewQZchMkhvavBq/fqy53awzt2Pb1QeHXJyQxdiMRoEpRQjCK/IZxVmltNHyQbgQ1h+ig7L509oJax2gXzFk2sbAO+PwjQuTohzKRy4QrYyqt0Yg== Received: from SJ0P220CA0024.NAMP220.PROD.OUTLOOK.COM (2603:10b6:a03:41b::32) by CY5PR12MB6131.namprd12.prod.outlook.com (2603:10b6:930:25::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.15; Mon, 30 Mar 2026 14:47:08 +0000 Received: from SJ1PEPF0000231C.namprd03.prod.outlook.com (2603:10b6:a03:41b:cafe::7d) by SJ0P220CA0024.outlook.office365.com (2603:10b6:a03:41b::32) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9745.28 via Frontend Transport; Mon, 30 Mar 2026 14:46:41 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by SJ1PEPF0000231C.mail.protection.outlook.com (10.167.242.233) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.21 via Frontend Transport; Mon, 30 Mar 2026 14:47:06 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:46:42 -0700 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 30 Mar 2026 07:46:42 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Mon, 30 Mar 2026 07:46:38 -0700 From: Akhil R To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , "Jonathan Hunter" , Laxman Dewangan , Philipp Zabel , , , , CC: Akhil R Subject: [PATCH v5 10/10] arm64: tegra: Enable GPCDMA in Tegra264 and add iommu-map Date: Mon, 30 Mar 2026 20:14:56 +0530 Message-ID: <20260330144456.13551-11-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260330144456.13551-1-akhilrajeev@nvidia.com> References: <20260330144456.13551-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ1PEPF0000231C:EE_|CY5PR12MB6131:EE_ X-MS-Office365-Filtering-Correlation-Id: da29a80c-1673-4eb6-b477-08de8e6b36c5 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700016|1800799024|82310400026|376014|7416014|18002099003|56012099003|22082099003|921020; X-Microsoft-Antispam-Message-Info: JrdLciRgfjTMAlAGftqlZSpVVk1CSjkrc/qnfXa8WQFjjhP6plmaeLcf3l64x5BJkgWPRveiVxBA/ZYychkCmI/Eid9gLJAUzdFgFwTbdidVSNMcqLtCntc5lc5TeQa6pvtcKq9gpdBvWsqylueBCKqUsIbLS3tseueCvwiqjbPHJ2gQj7rNyDclUDq7b8gGACFjkzK1wsLNxx4YdYwViaZsuvCEDyE8Rwpt5FnSyFLo/zLcBTWdLevqqwIgOU82pT1lE0X7j1JgrhnTgX8Q2fZhSLY1eTXFAPgwKhPQCDwMJ3oNmlnOnKF0ijwLkloVqiqUFlajt5bw/2ZDtueDAkMoSa9IGYoY57AECutEKfFt3di0bo35EbxiTgXaImjLNZZNmsTzvbZxPB17DUOwvnYdHHvtg+ccOtQbxnUmbzrhbvnvr6i0ZbqgKmcYfJlmW+JkQk6KGdDShOWZU02ds0KWaCq6uk9UFspGTh2NgRG+2lrrRD940bH+BfFinkepwB5gAcW6SFSVBm11h9VPkMeqTIMT1UH0EKReeXrFPTxdFpcvBiwOMydVZI5IJrPIiXe3ACYq3CodrXTCM3qE4r8bziCBXrmAXEAnwg8xW2GQbDFf5kfUpU0+HCHNziuJMjf/UMuPG96JYVYnmpVw+uDUQ5lXG4AH6ICDywfHKkTtz9CGeFjHdBVc+wclmORA7O814kwSyzV0r0/y8RlsmpIODNFbulCjfCKGzMPHb7vXThFYGr395DdyRBKSJ3pEcKW4/bzoC8dPBp4Ll063bI399cN4qW2LUD4ngNovE52f48fmBWawKsdy/sQld89H X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(1800799024)(82310400026)(376014)(7416014)(18002099003)(56012099003)(22082099003)(921020);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 9cd69k7S2nu7DrE4ts6bAChZBwlGfWkhzJEUstdgVbz5Yi0t021PgzFRV9MfztimGu92OkeZMwEM6+hpwKU0hp3j7GAGAlza+r9bvIN+XrE+HzP8uAGaGILgQpjZLOQhe+4l+Cp6YwOczygZ9DvSCUW8xO/VGCMaK1kTuJsFtpqWeB+8LHvtd56ptK0LMtjSS0Xcabgjuc9GkVO9lntyC1Wi3i99lS7cIx9LhctcVYQnqLrtx7R+UW+WxS32FFy7lyx7NA5PNdBZd2DN9r0JR0gczSgUWtXf7GW43cz2yT04Yi383X4RDm7EkzMBWX7hYzYxMw0FGqfjPNPg52ygHt88uf97wgiO40bSOQTeQl2cLQ8HEOwedU+zjC7t7vDAAx2AQx2sQc/meCAj2YR8oUYCNQ4qS7n2sN04EUBbauvA/ETcbplCtjiebXFnR476 X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Mar 2026 14:47:06.3512 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: da29a80c-1673-4eb6-b477-08de8e6b36c5 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ1PEPF0000231C.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY5PR12MB6131 Content-Type: text/plain; charset="utf-8" Enable GPCDMA in Tegra264 and add the iommu-map property so that each channel uses a separate stream ID and gets its own IOMMU domain for memory. Signed-off-by: Akhil R --- arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi | 4 ++++ arch/arm64/boot/dts/nvidia/tegra264.dtsi | 1 + 2 files changed, 5 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi b/arch/arm64/bo= ot/dts/nvidia/tegra264-p3834.dtsi index 7e2c3e66c2ab..58cd81bc33d7 100644 --- a/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi @@ -9,6 +9,10 @@ aliases { }; =20 bus@0 { + dma-controller@8400000 { + status =3D "okay"; + }; + serial@c4e0000 { status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/nvidia/tegra264.dtsi b/arch/arm64/boot/dts= /nvidia/tegra264.dtsi index af077420d7d9..b2f20d4b567a 100644 --- a/arch/arm64/boot/dts/nvidia/tegra264.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra264.dtsi @@ -3244,6 +3244,7 @@ gpcdma: dma-controller@8400000 { ; #dma-cells =3D <1>; iommus =3D <&smmu1 0x00000800>; + iommu-map =3D <1 &smmu1 0x801 31>; dma-coherent; dma-channel-mask =3D <0xfffffffe>; status =3D "disabled"; --=20 2.50.1