From nobody Mon Apr 6 09:10:51 2026 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4E7F73B27F2 for ; Mon, 30 Mar 2026 08:36:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774859785; cv=none; b=K5iYvRTeJktiNbD2gzK7rD4rNb+y7rLh6oKwve9XGd+zGQ7NeYMWic4sx/WA/fbUfiRHhYKexvLTb/w+ppK4a+c8Ulqx4nytTSFsfgsu9z2siZ+6GWZ1gER4LGtNQhmNAfxmh4Lqy1fdu0Zd7iOBpM4PKwalBsgJMDgklnjPewU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774859785; c=relaxed/simple; bh=qTaF7TRiZkTD1hP7KOH8ckvyLCF0n7wFHby0gHb6G+s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=L5Seakkhcr5Dv/Hk94bpinrhyD5HKwnsisHGwR/otyRqbZDde/3xnIC9zahsmU5oW79Vy9UDDhR+hYZBhrGoDK9X0Z7+u/bsVpcu3jfzZv6I6XBsx+AFLq4PaL1KSp077Wk0KA4pz+Qt/FlJpcSuCER8ffmGQKu9bwZC39Y9QkM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=J4SzSiYK; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="J4SzSiYK" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-43d02a71526so165353f8f.3 for ; Mon, 30 Mar 2026 01:36:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1774859782; x=1775464582; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nG1MlD4PN9leIlB74vSBgHn1juhdOfLFrGDifVzjZsw=; b=J4SzSiYK5kI2aibt4kdXyUfvlKYalYT/v3/KZ5l6P6kEg06z6Rc0mq4zff9OuaJnJs J5ifDQV8LY6nc1NyZV6S1zc+YC7bp4WhrkXVC8f94RMEYhmIQVR/aAv2IWAkID7E632r fsDSpm2By/PYY0NcYpcH313CSQnrd33q8RSJ+h//OTTRhDzuLAqsNF1wLfjbbFvNGgIc 4ywKbuGIh98BVhsVWsQvPSC4tGzjrTS+Nopb6SAiBk1WZLIdgbT0h9VaZiUpNUaHRY0u P2wstD08J5E4E8ozelcavhWCjrs6YWJ4CH6zaeqBoETFhTBxDAWAXjLSejOsZ+hd/Rfz phaw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774859782; x=1775464582; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=nG1MlD4PN9leIlB74vSBgHn1juhdOfLFrGDifVzjZsw=; b=PJN254K+IPIyV1mgg7xVr98rrqeNdfC86yIaMMgU/E9Zo2W0007oLQeRma3M+MGdOc 7WPJLvE6OGoqf8v0IL8EHZNlKUICb0Z6zCPGmcYuBnBmdbMtYHuPoUZ40lBrAdpn6u6f RWmp9xDKRS6x4yyNeUzhkE6KZNPG4Gter0iZyzm4HggNGgaxrQf8l/THI+vSEg4FLRHG uBCU424+ayoSW2HGcKc8g4FeBISK0K/2ChpTxEX+XR/Mh4NEIFpTr3qlyTHDYLY+ib8T j4zcNbRiGnAEGG9boHfJ1yeLWYzMJT2qLotH2poWZBRLthD5GFR2I9ceECmMxM0Uu7P8 T5bg== X-Forwarded-Encrypted: i=1; AJvYcCU6+tC+XLfKJ3+g9UuBa6liJsvm9iuEKQ5k59eQJvbu2ZQmwNvRfMwamu7XQ8lVKCKTIN06R4UZ4c056EI=@vger.kernel.org X-Gm-Message-State: AOJu0Yyi1NcI3SKYaeebRT6DLznjDs2TvuhRAUd0rIdxLtL5nnkF5e8j zelAwFPmC1TjndlqwZRKdyXIo3WVWTvbNrCC5SgABEgcVfY9TnvWf9iF X-Gm-Gg: ATEYQzzxKW699cz4IQpN4Fyn58JjO2y9WeAElKI4GO8BIoJDV6AW7uyEREc6RsG0XLW qs81bb5m4Za/pCpcyP7tsp5vVHF8mPUCENwbQeliJhiYFBGxfc+JtGplJdJ+/EOhdI4gXXwj1Fn Jk/ZoXyBGIhaPMIHKVgvrX0GGOfZKtWFWcQC4PRydY1khc3fOB3SE4K5c0q8Mrf+GE6TH44/C/Z LK+pI0C8TfOATmEGsMX2QKLydkTRAulzHe41h/cwEExbzWbK7hK0Oj4W+Fk+r8fWHHDIktlJrA2 pghqqiTAJRRi5QVS/+5MvUdAQMUrnfr1TrZPSGu7R/zMqwJRfr1iTC1e81Y+JHfAcmuLGjcn22E fTJLi9OBCOaKgweo7IkXLUW+pdOoKTkaO992h88h3iCRkmO8brNAQx9qrz6mFWvKfjPQXZhtPfJ iQg+0u4wsKCxU4KG6v/5o= X-Received: by 2002:a05:600c:c081:b0:487:e2d:f649 with SMTP id 5b1f17b1804b1-48728082001mr141204555e9.26.1774859781497; Mon, 30 Mar 2026 01:36:21 -0700 (PDT) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48722c6b495sm508329995e9.2.2026.03.30.01.36.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Mar 2026 01:36:21 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , Linus Walleij , Liam Girdwood , Mark Brown , Louis-Alexis Eyraud , Val Packett , Julien Massot , Gary Bisson , Fabien Parent , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v4 8/9] pinctrl: mediatek: mt6397: Add MediaTek MT6392 Date: Mon, 30 Mar 2026 09:29:42 +0100 Message-ID: <20260330083429.359819-9-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260330083429.359819-1-l.scorcia@gmail.com> References: <20260330083429.359819-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for the MT6392 pinctrl device, which is very similar to MT6397 with a handful of different property values and its own pins definition. Update the MT6397 driver to retrieve device data from the match table and use it for driver init. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- drivers/pinctrl/mediatek/pinctrl-mt6397.c | 37 ++++++++++- drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h | 64 +++++++++++++++++++ 2 files changed, 99 insertions(+), 2 deletions(-) create mode 100644 drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h diff --git a/drivers/pinctrl/mediatek/pinctrl-mt6397.c b/drivers/pinctrl/me= diatek/pinctrl-mt6397.c index 03d0f65d7bcc..8ba02e70595c 100644 --- a/drivers/pinctrl/mediatek/pinctrl-mt6397.c +++ b/drivers/pinctrl/mediatek/pinctrl-mt6397.c @@ -12,10 +12,32 @@ #include =20 #include "pinctrl-mtk-common.h" +#include "pinctrl-mtk-mt6392.h" #include "pinctrl-mtk-mt6397.h" =20 #define MT6397_PIN_REG_BASE 0xc000 =20 +static const struct mtk_pinctrl_devdata mt6392_pinctrl_data =3D { + .pins =3D mtk_pins_mt6392, + .npins =3D ARRAY_SIZE(mtk_pins_mt6392), + .dir_offset =3D (MT6397_PIN_REG_BASE + 0x000), + .ies_offset =3D MTK_PINCTRL_NOT_SUPPORT, + .smt_offset =3D MTK_PINCTRL_NOT_SUPPORT, + .pullen_offset =3D (MT6397_PIN_REG_BASE + 0x020), + .pullsel_offset =3D (MT6397_PIN_REG_BASE + 0x040), + .dout_offset =3D (MT6397_PIN_REG_BASE + 0x080), + .din_offset =3D (MT6397_PIN_REG_BASE + 0x0a0), + .pinmux_offset =3D (MT6397_PIN_REG_BASE + 0x0c0), + .type1_start =3D 7, + .type1_end =3D 7, + .port_shf =3D 3, + .port_mask =3D 0x3, + .port_align =3D 2, + .mode_mask =3D 0xf, + .mode_per_reg =3D 5, + .mode_shf =3D 4, +}; + static const struct mtk_pinctrl_devdata mt6397_pinctrl_data =3D { .pins =3D mtk_pins_mt6397, .npins =3D ARRAY_SIZE(mtk_pins_mt6397), @@ -40,13 +62,24 @@ static const struct mtk_pinctrl_devdata mt6397_pinctrl_= data =3D { static int mt6397_pinctrl_probe(struct platform_device *pdev) { struct mt6397_chip *mt6397; + const struct mtk_pinctrl_devdata *data; + + data =3D device_get_match_data(&pdev->dev); + if (!data) + return -ENOENT; =20 mt6397 =3D dev_get_drvdata(pdev->dev.parent); - return mtk_pctrl_init(pdev, &mt6397_pinctrl_data, mt6397->regmap); + return mtk_pctrl_init(pdev, data, mt6397->regmap); } =20 static const struct of_device_id mt6397_pctrl_match[] =3D { - { .compatible =3D "mediatek,mt6397-pinctrl", }, + { + .compatible =3D "mediatek,mt6392-pinctrl", + .data =3D &mt6392_pinctrl_data + }, { + .compatible =3D "mediatek,mt6397-pinctrl", + .data =3D &mt6397_pinctrl_data + }, { } }; =20 diff --git a/drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h b/drivers/pinctr= l/mediatek/pinctrl-mtk-mt6392.h new file mode 100644 index 000000000000..e7241af28fdb --- /dev/null +++ b/drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h @@ -0,0 +1,64 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +#ifndef __PINCTRL_MTK_MT6392_H +#define __PINCTRL_MTK_MT6392_H + +#include +#include "pinctrl-mtk-common.h" + +static const struct mtk_desc_pin mtk_pins_mt6392[] =3D { + MTK_PIN(PINCTRL_PIN(0, "INT"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO0"), + MTK_FUNCTION(1, "INT"), + MTK_FUNCTION(5, "TEST_CK2"), + MTK_FUNCTION(6, "TEST_IN1"), + MTK_FUNCTION(7, "TEST_OUT1") + ), + MTK_PIN(PINCTRL_PIN(1, "SRCLKEN"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO1"), + MTK_FUNCTION(1, "SRCLKEN"), + MTK_FUNCTION(5, "TEST_CK0"), + MTK_FUNCTION(6, "TEST_IN2"), + MTK_FUNCTION(7, "TEST_OUT2") + ), + MTK_PIN(PINCTRL_PIN(2, "RTC_32K1V8"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO2"), + MTK_FUNCTION(1, "RTC_32K1V8"), + MTK_FUNCTION(5, "TEST_CK1"), + MTK_FUNCTION(6, "TEST_IN3"), + MTK_FUNCTION(7, "TEST_OUT3") + ), + MTK_PIN(PINCTRL_PIN(3, "SPI_CLK"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO3"), + MTK_FUNCTION(1, "SPI_CLK") + ), + MTK_PIN(PINCTRL_PIN(4, "SPI_CSN"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO4"), + MTK_FUNCTION(1, "SPI_CSN") + ), + MTK_PIN(PINCTRL_PIN(5, "SPI_MOSI"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO5"), + MTK_FUNCTION(1, "SPI_MOSI") + ), + MTK_PIN(PINCTRL_PIN(6, "SPI_MISO"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO6"), + MTK_FUNCTION(1, "SPI_MISO"), + MTK_FUNCTION(6, "TEST_IN4"), + MTK_FUNCTION(7, "TEST_OUT4") + ), +}; + +#endif /* __PINCTRL_MTK_MT6392_H */ --=20 2.43.0