From nobody Mon Apr 6 09:11:33 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EE5543A7581 for ; Mon, 30 Mar 2026 08:35:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774859735; cv=none; b=Sw1Gcf54/FY7xtDjJpM2CVAWQxomWrkNKwEaVJZ+ulKHINuFXo+FKSNa6PSHxaAaysQM/PD3Ed6z3fTqyz1sVSnVsnj22g0NvxA7xZjEU2zzcZTRf3SV5ZGpj1cKsdj5WZKgXgmF5MohL9XFYSeCBpUvwoWFHiygN/I+tGdGF9Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774859735; c=relaxed/simple; bh=ONzx1TVLssQ2quIYxWPdg1+c0cg1jkFrd/S0xZj62AU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=lZu8SwdtrRLlxD4lofjz3xqMfY4SvajLFbGpvCI64PW1+P44dK+oz4TUhx73L8y3kXFMl76LRc2zV4oqt6n7zgF2yfs0WFCR+7XpGsXW1LK/JF7y8DDggT56yZwYmGNKzOTzUJImLyYRWFgAnAv1BgzsZ+xvdtu6SgI/3pLm47g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BbIEsTDZ; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BbIEsTDZ" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-48334ee0aeaso35432055e9.1 for ; Mon, 30 Mar 2026 01:35:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1774859732; x=1775464532; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=FkjylHhPY5Zp4sZf/mKL22KMI1gZWywJJ0iSsDcvxlg=; b=BbIEsTDZAtVb73SWB6Nkqu4a0ZA+v3kvpheaZRxCTN4Po9yd814MppkCEN+rfO6zDf ezrUMYG2tyDzeL2GfFE+nepIoDWy9OyKxFYOAeP5q+GBkyirc3SYhaNQl9/fneZ3wpgU Q5mYSlG6oP+ijVVmRHvGNIk0oBplpKeUbvfUSrXr5aiwmTT2Ma+82d0DL4tWuI2w23u0 s87CDDTNBrL5A/j9WlSguwj4oavylv8SVhM09/6Fde1OLqiRt2rAYkYwHfvXNJr6YKp1 wmThaHLOjqUIlZaMVCoNab2HxJ5wc93nDls5B6aLU2FrW6f8DmzPuqB+mN1KG7k1kW1B Zp8g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774859732; x=1775464532; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=FkjylHhPY5Zp4sZf/mKL22KMI1gZWywJJ0iSsDcvxlg=; b=DO0i/j4fNgTBW2tx6yjrv2cVvuLJolOTsQPAaoopLdpKgXKkcYLgbs1VhEKmRrm5i6 xF20Q5Kro9r7PAL6/bxpf4/0CdjNoEDVyBkwDIvVBpkobHP+rAIOfqTW9KPD2+Red06e VGVvPHtZyXDEzEzCtWqtS/pDJnr0tXyjvlb7ZIOslBkK3Lg7mHXj+xCjJvrttN/JptUw /D7jQeXm0p0x4phKvY6OnIo0zs9k/xkrJxNwzY8UvOpwRqEHjG02sjbTAqFxWeOIy1E6 jZsPrRMAY0c9rBdA+bRFLilcD1cNtQ9zxIKEcM/AECOU4Z/Vk7zU8n1Q0wP5vKc5Bfve Cakg== X-Forwarded-Encrypted: i=1; AJvYcCXUmBfz2YQorjnSXkTWAuJRnJrptzfFiN9UWWnlSg/0KU2uoD+3uVnNkx9roim5bwfzBXxL1zoafDcDh+E=@vger.kernel.org X-Gm-Message-State: AOJu0Yz+BZmBFran2yI2L2FHHNqYS9RkJaAjXbtwqA8OOMQ2pC35ZK4N PGpSVjFESlevZX6pf5dbfXqv/G/+2gdk0yd7BvaXmHiCZVfS6iFikWx7 X-Gm-Gg: ATEYQzwn87d6o+RpXxUd/u9Eu+gdQtj0+UDDuFhDnwOvqdcpe4JuMqZKhwueIvV/lTb NdzSHR3q4Eq4Kn8TXHF0mn7AJlfsln+9KXlnWK7KmAiHGRzr5Qz2UiuxBzt/K16DTa42toGc4a0 WUouuH8v/a6LXJh6Cz/8cePEkG/yaVvrT4pVNU515WQFlNihbplZ8pP7ejw3fqaTrJV6/BCo/0C Xqw2b7hN5cbxOGYbVq+kvXGI7AJiYnvjoooJJZQs374ebnJ6WIK/uSfIIYe1lclfV3dRSLv94G3 9OBbqKbTOo7BTPufO3q8SYLE3wNKVN/RUNpCXS2uLxnmoXHJEYECFRww84kUS5J45fwyCoHQhYF XKvt8Sqjo8qybXmlVjQcARHpj3XMYHkqnYpIXctRQN+qMBbotU93BXtn+ju8WIdKonyuZzqhiiT UpwmO5o4Q3CIbfKZT9DFA= X-Received: by 2002:a05:600c:4744:b0:485:2a4b:7bc3 with SMTP id 5b1f17b1804b1-48727d5d6femr189659945e9.4.1774859732245; Mon, 30 Mar 2026 01:35:32 -0700 (PDT) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48722c6b495sm508329995e9.2.2026.03.30.01.35.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Mar 2026 01:35:31 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , Linus Walleij , Liam Girdwood , Mark Brown , Val Packett , Louis-Alexis Eyraud , Julien Massot , Gary Bisson , Fabien Parent , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v4 4/9] dt-bindings: pinctrl: mediatek,mt65xx: Add MT6392 pinctrl Date: Mon, 30 Mar 2026 09:29:38 +0100 Message-ID: <20260330083429.359819-5-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260330083429.359819-1-l.scorcia@gmail.com> References: <20260330083429.359819-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a compatible for the pinctrl device of the MT6392 PMIC, a variant of the already supported MT6397. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- .../pinctrl/mediatek,mt65xx-pinctrl.yaml | 1 + .../pinctrl/mediatek,mt6392-pinfunc.h | 39 +++++++++++++++++++ 2 files changed, 40 insertions(+) create mode 100644 include/dt-bindings/pinctrl/mediatek,mt6392-pinfunc.h diff --git a/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinc= trl.yaml b/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctr= l.yaml index aa71398cf522..1468c6f87cfa 100644 --- a/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/mediatek,mt65xx-pinctrl.yaml @@ -17,6 +17,7 @@ properties: enum: - mediatek,mt2701-pinctrl - mediatek,mt2712-pinctrl + - mediatek,mt6392-pinctrl - mediatek,mt6397-pinctrl - mediatek,mt7623-pinctrl - mediatek,mt8127-pinctrl diff --git a/include/dt-bindings/pinctrl/mediatek,mt6392-pinfunc.h b/includ= e/dt-bindings/pinctrl/mediatek,mt6392-pinfunc.h new file mode 100644 index 000000000000..c65278c8103d --- /dev/null +++ b/include/dt-bindings/pinctrl/mediatek,mt6392-pinfunc.h @@ -0,0 +1,39 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +#ifndef __DTS_MT6392_PINFUNC_H +#define __DTS_MT6392_PINFUNC_H + +#include + +#define MT6392_PIN_0_INT__FUNC_GPIO0 (MTK_PIN_NO(0) | 0) +#define MT6392_PIN_0_INT__FUNC_INT (MTK_PIN_NO(0) | 1) +#define MT6392_PIN_0_INT__FUNC_TEST_CK2 (MTK_PIN_NO(0) | 5) +#define MT6392_PIN_0_INT__FUNC_TEST_IN1 (MTK_PIN_NO(0) | 6) +#define MT6392_PIN_0_INT__FUNC_TEST_OUT1 (MTK_PIN_NO(0) | 7) + +#define MT6392_PIN_1_SRCLKEN__FUNC_GPIO1 (MTK_PIN_NO(1) | 0) +#define MT6392_PIN_1_SRCLKEN__FUNC_SRCLKEN (MTK_PIN_NO(1) | 1) +#define MT6392_PIN_1_SRCLKEN__FUNC_TEST_CK0 (MTK_PIN_NO(1) | 5) +#define MT6392_PIN_1_SRCLKEN__FUNC_TEST_IN2 (MTK_PIN_NO(1) | 6) +#define MT6392_PIN_1_SRCLKEN__FUNC_TEST_OUT2 (MTK_PIN_NO(1) | 7) + +#define MT6392_PIN_2_RTC_32K1V8__FUNC_GPIO2 (MTK_PIN_NO(2) | 0) +#define MT6392_PIN_2_RTC_32K1V8__FUNC_RTC_32K1V8 (MTK_PIN_NO(2) | 1) +#define MT6392_PIN_2_RTC_32K1V8__FUNC_TEST_CK1 (MTK_PIN_NO(2) | 5) +#define MT6392_PIN_2_RTC_32K1V8__FUNC_TEST_IN3 (MTK_PIN_NO(2) | 6) +#define MT6392_PIN_2_RTC_32K1V8__FUNC_TEST_OUT3 (MTK_PIN_NO(2) | 7) + +#define MT6392_PIN_3_SPI_CLK__FUNC_GPIO3 (MTK_PIN_NO(3) | 0) +#define MT6392_PIN_3_SPI_CLK__FUNC_SPI_CLK (MTK_PIN_NO(3) | 1) + +#define MT6392_PIN_4_SPI_CSN__FUNC_GPIO4 (MTK_PIN_NO(4) | 0) +#define MT6392_PIN_4_SPI_CSN__FUNC_SPI_CSN (MTK_PIN_NO(4) | 1) + +#define MT6392_PIN_5_SPI_MOSI__FUNC_GPIO5 (MTK_PIN_NO(5) | 0) +#define MT6392_PIN_5_SPI_MOSI__FUNC_SPI_MOSI (MTK_PIN_NO(5) | 1) + +#define MT6392_PIN_6_SPI_MISO__FUNC_GPIO6 (MTK_PIN_NO(6) | 0) +#define MT6392_PIN_6_SPI_MISO__FUNC_SPI_MISO (MTK_PIN_NO(6) | 1) +#define MT6392_PIN_6_SPI_MISO__FUNC_TEST_IN4 (MTK_PIN_NO(6) | 6) +#define MT6392_PIN_6_SPI_MISO__FUNC_TEST_OUT4 (MTK_PIN_NO(6) | 7) + +#endif /* __DTS_MT6392_PINFUNC_H */ --=20 2.43.0