From nobody Thu Apr 2 09:29:09 2026 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 88F2137472B; Sat, 28 Mar 2026 11:43:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774698220; cv=none; b=BLKqwJRqoA9mU5P5d3LX+suxy6WDD4uwN0Cv0oCATFmrRErWY64IPJ6wod3ejklpNeCB/ENY+h76PtzaIMI22MtqbjrJclsogq+PiRGX8zxibdCFQz6OJtrBhc0NQQO0UQZzU2HX7x8UwgedVvNXbjAKYy7A6P34fjteyt/maXc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774698220; c=relaxed/simple; bh=Jv9iyp7yoSJGjfLwa7bnurvIEb9M06JdwbDJPgt1wcc=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ITYEPO4EZMJkb+QfySBNuzI/Qhmdtgg8Y6rwz70T5G4PqjhoJk/8Z6QyhZY7wAx+qALBWFY/AlcGyZX1qmHagrTS64zVBc36fvfuSb0YLqaodLfzrPN+vddABqNke+x1uOmj+/MN1WDwNWnxjfVorT20KvGgHmclX0ZsUQr3NXE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=LQUX0goG; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="LQUX0goG" Received: from pps.filterd (m0516787.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62S4JKob2018835; Sat, 28 Mar 2026 07:43:13 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h= content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=C084T hYXL4wOGJ2jYdD/v8TNW3tj5nV1pVRUwf0bNw8=; b=LQUX0goGwacyLovQhvEDc dtnt7aQNjImx1UJ6F99m0xUoMsF6jDjkBwYe2syQ/aSoHctgXydG4fXr/98R2krd b1r5ZfO+U3Vj0pCyeqBSY822PPREJhi7uKDr7K5OQU3JhaikNfbQqbP+RcfOQUO2 Z5VHbQicEFS3R2pjQq9N0GnAug5NPeo0ZTfpodBmPMQFVanwwlMMsSLEqHh+0oin 5bOyIKuKy7ojFVutsW515PF4ETdUxb7mP0vAZeIgffOrVqz2jYu0edh66E+nGizM ajH1yy0buW/Y++uGX00fZDyzARVDOmV3IQAOYJWuqVgzuZHX5XpA6auguajDI1Vo A== Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 4d4gyh5bmq-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sat, 28 Mar 2026 07:43:12 -0400 (EDT) Received: from ASHBMBX9.ad.analog.com (ASHBMBX9.ad.analog.com [10.64.17.10]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 62SBhB2s037554 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Sat, 28 Mar 2026 07:43:11 -0400 Received: from ASHBMBX8.ad.analog.com (10.64.17.5) by ASHBMBX9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.37; Sat, 28 Mar 2026 07:43:11 -0400 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server id 15.2.1748.37 via Frontend Transport; Sat, 28 Mar 2026 07:43:11 -0400 Received: from HYB-b1tGeUj4GP1.ad.analog.com ([10.32.226.156]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 62SBgofw013745; Sat, 28 Mar 2026 07:43:06 -0400 From: Antoniu Miclaus To: Lars-Peter Clausen , Michael Hennerich , Antoniu Miclaus , Jonathan Cameron , David Lechner , =?UTF-8?q?Nuno=20S=C3=A1?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Olivier Moysan , , , Subject: [PATCH v8 2/3] dt-bindings: iio: adc: ad4080: add AD4880 support Date: Sat, 28 Mar 2026 13:40:49 +0200 Message-ID: <20260328114050.46848-3-antoniu.miclaus@analog.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260328114050.46848-1-antoniu.miclaus@analog.com> References: <20260328114050.46848-1-antoniu.miclaus@analog.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ADIRuleOP-NewSCL: Rule Triggered X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI4MDA4NSBTYWx0ZWRfX9SqVdcGcGSjY 55xuCJpb0bapBQIhQQyPuxgEyOGUWTnrVerHx0uyj0EFDzWeJ/98wCC47YvblBIboSpZo93XCIC F+hbpiABQOWfwgP5G9pIPOqr/xW3wtJh6gPPducRaPP8RtXaB0vWL7uqMy80VCm2ftUwyIM7IaR aiGZyCuhfnSEKdpGs1jFRbLGoktwb7qKrpNSb4FeKwlRRfbifuLz/nd/m5veeN4mw53QxpLpQ91 /m5CfkUJRK7OpoMoJO0tp8lhkiTlVoH58//JcEDmiliqT/BnFKAY8o2DCuht+xm3GN6SdHcJ8xE XlJxOwRR82E46jCg44+5XnavrhtsPs+DboVaEyD2XtVp1vbw4XHntgNFEDUiILHdhGHKSXfuuOf ImAMn7yJHIzQK4iQ7tBVGBnZghuBF9I13ct4DFksk14R1x79/srr/8XOYZr/hxawEK0rX/4YUw+ 4taFO21taW//YWODRhA== X-Authority-Analysis: v=2.4 cv=ZsTg6t7G c=1 sm=1 tr=0 ts=69c7bed0 cx=c_pps a=3WNzaoukacrqR9RwcOSAdA==:117 a=3WNzaoukacrqR9RwcOSAdA==:17 a=Yq5XynenixoA:10 a=VkNPw1HP01LnGYTKEx00:22 a=0sLvza09kfJOxVLZPwjg:22 a=OmVn7CZJonkx5R5zMQLL:22 a=gAnH3GRIAAAA:8 a=IpJZQVW2AAAA:8 a=eYjWAXzLS8b0uuH4XOwA:9 a=IawgGOuG5U0WyFbmm1f5:22 X-Proofpoint-ORIG-GUID: U8c3i1vTfKLcXPzRn2NyjN0dv3GguS1f X-Proofpoint-GUID: U8c3i1vTfKLcXPzRn2NyjN0dv3GguS1f X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-27_02,2026-03-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 priorityscore=1501 suspectscore=0 impostorscore=0 adultscore=0 clxscore=1015 malwarescore=0 lowpriorityscore=0 bulkscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603280085 Content-Type: text/plain; charset="utf-8" Add support for the AD4880, a dual-channel 20-bit 40MSPS SAR ADC with integrated fully differential amplifiers (FDA). The AD4880 has two independent ADC channels, each with its own SPI configuration interface. This requires: - Two entries in reg property for primary and secondary channel chip selects - Two io-backends entries for the two data channels Reviewed-by: David Lechner Signed-off-by: Antoniu Miclaus --- Changes in v8: - No changes .../bindings/iio/adc/adi,ad4080.yaml | 53 ++++++++++++++++++- 1 file changed, 51 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/iio/adc/adi,ad4080.yaml b/Do= cumentation/devicetree/bindings/iio/adc/adi,ad4080.yaml index ccd6a0ac1539..0cf86c6f9925 100644 --- a/Documentation/devicetree/bindings/iio/adc/adi,ad4080.yaml +++ b/Documentation/devicetree/bindings/iio/adc/adi,ad4080.yaml @@ -18,7 +18,11 @@ description: | service a wide variety of precision, wide bandwidth data acquisition applications. =20 + The AD4880 is a dual-channel variant with two independent ADC channels, + each with its own SPI configuration interface. + https://www.analog.com/media/en/technical-documentation/data-sheets/ad40= 80.pdf + https://www.analog.com/media/en/technical-documentation/data-sheets/ad48= 80.pdf =20 $ref: /schemas/spi/spi-peripheral-props.yaml# =20 @@ -31,9 +35,15 @@ properties: - adi,ad4084 - adi,ad4086 - adi,ad4087 + - adi,ad4880 =20 reg: - maxItems: 1 + minItems: 1 + maxItems: 2 + description: + SPI chip select(s). For single-channel devices, one chip select. + For multi-channel devices like AD4880, two chip selects are required + as each channel has its own SPI configuration interface. =20 spi-max-frequency: description: Configuration of the SPI bus. @@ -57,7 +67,10 @@ properties: vrefin-supply: true =20 io-backends: - maxItems: 1 + minItems: 1 + items: + - description: Backend for channel A (primary) + - description: Backend for channel B (secondary) =20 adi,lvds-cnv-enable: description: Enable the LVDS signal type on the CNV pin. Default is CM= OS. @@ -78,6 +91,25 @@ required: - vdd33-supply - vrefin-supply =20 +allOf: + - if: + properties: + compatible: + contains: + const: adi,ad4880 + then: + properties: + reg: + minItems: 2 + io-backends: + minItems: 2 + else: + properties: + reg: + maxItems: 1 + io-backends: + maxItems: 1 + additionalProperties: false =20 examples: @@ -98,4 +130,21 @@ examples: io-backends =3D <&iio_backend>; }; }; + - | + spi { + #address-cells =3D <1>; + #size-cells =3D <0>; + + adc@0 { + compatible =3D "adi,ad4880"; + reg =3D <0>, <1>; + spi-max-frequency =3D <10000000>; + vdd33-supply =3D <&vdd33>; + vddldo-supply =3D <&vddldo>; + vrefin-supply =3D <&vrefin>; + clocks =3D <&cnv>; + clock-names =3D "cnv"; + io-backends =3D <&iio_backend_cha>, <&iio_backend_chb>; + }; + }; ... --=20 2.43.0