From nobody Thu Apr 2 15:42:30 2026 Received: from mail-ed1-f52.google.com (mail-ed1-f52.google.com [209.85.208.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6B4D033C18B for ; Sat, 28 Mar 2026 16:35:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774715716; cv=none; b=NMmifUJWUY1Jijqrk/+2WviSVwsDMcQ1X2SmOnWFqAzEPyts2EQZYnJKdRvK4VqNlb/jvzjVx++SMUUxQ4fpig0IXLVRZuyMBuBzWlERwrzM/rbdTXRLPrWWRiAAUKs0ZzXRGWaGUCE4D35v/VxdaI15RJPfVqihEkB2EkjH75o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774715716; c=relaxed/simple; bh=w7TmUTgbL9zl6od+opO8xq68MVkno4uLaMcsQ+ulwE0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=BYFCkuSB38xtkUPPfXofhBJHijty7fPDsovqWniiwY2iUkWuZkgNgKs6735PpIHBsNShtuX593SFPuvbOHYyopJ6QSZc8rjMwBFhvrVwMJs9A5iOxLoAoYXVY+42AHMDmDvMcl7tw2TWeezvJF0TZOLTMJ9JO/o9EQXk/2JeZTU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=kLaZ+XWS; arc=none smtp.client-ip=209.85.208.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="kLaZ+XWS" Received: by mail-ed1-f52.google.com with SMTP id 4fb4d7f45d1cf-66b66edf6cbso2025449a12.1 for ; Sat, 28 Mar 2026 09:35:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1774715714; x=1775320514; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=wHoBsrk9SqpNgVAjtIrulPLCR2MHos8msYqRriX+K0k=; b=kLaZ+XWSliDfCobnwLccITfF9TfLJMqaahEdMTEbCmcsvh2z601pzy0XMJtm6HG1fE bRobWFhkR35FQAA7ISh+FDOIpFOAJEMMsM2OKo2lxMlxFKa78eB180cVYd4ua4yZg+io l8LHUvn8V3EpLXaOSpyZCxWb/PEU8lHzxW+R/6TJnnQ3IcjYFGXcJuWI2sgJhnjWVETW +3Vi0NgU/pTQmBkinpAGRSPWjJrTCxEYTsloGKKy7CCbleFtuQBmdS3cMwZyPZJoj6jq v0XYPAE+NDwvnd+Q9EL+g368H/5oRhjTKc+DiCovNCRFEytYcvi/tnCVf8SgzPtTNnZ2 V/EQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774715714; x=1775320514; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=wHoBsrk9SqpNgVAjtIrulPLCR2MHos8msYqRriX+K0k=; b=SDPtud7m1wmgI67LIocX+PsVG/ZDFD4O3tHAN7vLF8h7dxstKh1+V1g5UMmNmbUauJ DVOwYLUuPuPnfuKY77y4n24okPDbdQIgdmDAXZx5uF+yhbohiIhS/7Kx2mIpmn78oUbV a7Jh6sAh0j6iwH7lCGXsK9nHFJq1aSUZEgozinH+v1pEUcS4TpSZ1rGOGjZ9SWYBViVS c5ZGpvWtd5jXOjxACO28K6UZ7hjlKP1FwAv+iB0DAKJHvx0A4dAusylz/NHldgd6CDx3 jzt0OtA+oBxy89TxL3mhmneCa6BfPQPuroijPaQoyuXdV9qfSdL9hoMZeveAaj/xEnZS uvvQ== X-Forwarded-Encrypted: i=1; AJvYcCUGLE5NNo1rdcniSfCo+0ziQ0lQqb8KDrTH3CPYURZvbmMHmLgEcCARRZOYfzeMTZUv0ZL8KLABSNzqSl0=@vger.kernel.org X-Gm-Message-State: AOJu0YxNwsEO+OI0RTdJwSTeCQ+DOeTD7usOKf8aSWT4ZoyODKP73T4V PZcqWmVlTYW54HmaqpaqaLnwVb1gtbTo8OcQvokOUtC5i5OyYp9uo3FgsazGkA== X-Gm-Gg: ATEYQzzP0NB0F3ii8K8P4S9J7g4VPsVe3VbDk7MDqLqG26HeQzjJO8RwsKGmzrvGWyp 1vC9m5ja5YllTaa8Lo3IXXkNzj+jfRlWh7u8QX85z4ALpvKR8rrVF8Oxe5iIbZLyTgzpBtwHlga Y4zfwGTShV+bqvD2ZNqqiV7ljyRQTrVcptRD6aaU1cwPoH0xsNXO3SQ5tOq95TNrJTkACsriR8l QAAdSjjbO9pJ4I4xGZkdURvDIUqmZss/RG+3wx6J/pUE/bcLpPTLiDKsWmuXWTNV0XZPqtbxrmK utcYOMFLc+62r7dpDtKGoPDhJE03qP0VeVlbou6uCSrd1jykxoWfBrwgkRX2sVB7U2mTkp3w4uW fOxHh4CnuD3pBHXPVY9NjWFqIQ4R4OnSiJi1rROW8PAHaTDpkUqgPgPZaU5DtZphvMltrILQgp6 ejBITU0pX+eI2pcGIlPXXDQzztDkNGp8hscEongHTdIMnJ3xlb X-Received: by 2002:a05:600c:1d1e:b0:486:ffa3:55f with SMTP id 5b1f17b1804b1-48727f069eemr96224775e9.27.1774694009345; Sat, 28 Mar 2026 03:33:29 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:8a55:5310:98fe:930d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-487270fd880sm42270035e9.8.2026.03.28.03.33.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 28 Mar 2026 03:33:29 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner Cc: Biju Das , linux-kernel@vger.kernel.org, Geert Uytterhoeven , Prabhakar Mahadev Lad , Biju Das , linux-renesas-soc@vger.kernel.org Subject: [PATCH 3/3] irqchip/renesas-rzg2l: Add NMI support Date: Sat, 28 Mar 2026 10:33:20 +0000 Message-ID: <20260328103324.134131-4-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260328103324.134131-1-biju.das.jz@bp.renesas.com> References: <20260328103324.134131-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The RZ/G3L SoC has an NMI interrupt. Add support for the NMI interrupt. Signed-off-by: Biju Das --- drivers/irqchip/irq-renesas-rzg2l.c | 92 ++++++++++++++++++++++++++++- 1 file changed, 91 insertions(+), 1 deletion(-) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-rene= sas-rzg2l.c index 0f1157d5ce55..622a9045b606 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -21,11 +21,14 @@ #include #include =20 +#define IRQC_NMI 0 #define IRQC_IRQ_START 1 #define IRQC_TINT_COUNT 32 #define IRQC_SHARED_IRQ_COUNT 8 #define IRQC_IRQ_SHARED_START (IRQC_IRQ_START + IRQC_SHARED_IRQ_COUNT) =20 +#define NSCR 0x0 +#define NITSR 0x4 #define ISCR 0x10 #define IITSR 0x14 #define TSCR 0x20 @@ -44,6 +47,9 @@ #define TSSR_OFFSET(n) ((n) % 4) #define TSSR_INDEX(n) ((n) / 4) =20 +#define NITSR_NTSEL_EDGE_FALLING 0 +#define NITSR_NTSEL_EDGE_RISING 1 + #define TITSR_TITSEL_EDGE_RISING 0 #define TITSR_TITSEL_EDGE_FALLING 1 #define TITSR_TITSEL_LEVEL_HIGH 2 @@ -64,11 +70,13 @@ =20 /** * struct rzg2l_irqc_reg_cache - registers cache (necessary for suspend/re= sume) + * @nitsr: NITSR register * @iitsr: IITSR register * @inttsel: INTTSEL register * @titsr: TITSR registers */ struct rzg2l_irqc_reg_cache { + u32 nitsr; u32 iitsr; u32 inttsel; u32 titsr[2]; @@ -117,6 +125,22 @@ static struct rzg2l_irqc_priv *irq_data_to_priv(struct= irq_data *data) return data->domain->host_data; } =20 +static void rzg2l_clear_nmi_int(struct rzg2l_irqc_priv *priv, unsigned int= hwirq) +{ + u32 bit =3D BIT(hwirq); + u32 reg; + + reg =3D readl_relaxed(priv->base + NSCR); + if (reg & bit) { + writel_relaxed(reg & ~bit, priv->base + NSCR); + /* + * Enforce that the posted write is flushed to prevent that the + * just handled interrupt is raised again. + */ + readl_relaxed(priv->base + NSCR); + } +} + static void rzg2l_clear_irq_int(struct rzg2l_irqc_priv *priv, unsigned int= hwirq) { unsigned int hw_irq =3D hwirq - IRQC_IRQ_START; @@ -156,6 +180,17 @@ static void rzg2l_clear_tint_int(struct rzg2l_irqc_pri= v *priv, unsigned int hwir } } =20 +static void rzg2l_irqc_nmi_eoi(struct irq_data *d) +{ + struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); + unsigned int hw_irq =3D irqd_to_hwirq(d); + + scoped_guard(raw_spinlock, &priv->lock) + rzg2l_clear_nmi_int(priv, hw_irq); + + irq_chip_eoi_parent(d); +} + static void rzg2l_irqc_irq_eoi(struct irq_data *d) { struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); @@ -342,6 +377,29 @@ static void rzg2l_irqc_tint_enable(struct irq_data *d) irq_chip_enable_parent(d); } =20 +static int rzg2l_nmi_set_type(struct irq_data *d, unsigned int type) +{ + struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); + u32 sense; + + switch (type & IRQ_TYPE_SENSE_MASK) { + case IRQ_TYPE_EDGE_FALLING: + sense =3D NITSR_NTSEL_EDGE_FALLING; + break; + + case IRQ_TYPE_EDGE_RISING: + sense =3D NITSR_NTSEL_EDGE_RISING; + break; + + default: + return -EINVAL; + } + + writel_relaxed(sense, priv->base + NITSR); + + return 0; +} + static int rzg2l_irq_set_type(struct irq_data *d, unsigned int type) { struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); @@ -468,11 +526,23 @@ static int rzg2l_irqc_tint_set_type(struct irq_data *= d, unsigned int type) return irq_chip_set_type_parent(d, IRQ_TYPE_LEVEL_HIGH); } =20 +static int rzg2l_irqc_nmi_set_type(struct irq_data *d, unsigned int type) +{ + int ret; + + ret =3D rzg2l_nmi_set_type(d, type); + if (ret) + return ret; + + return irq_chip_set_type_parent(d, IRQ_TYPE_LEVEL_HIGH); +} + static int rzg2l_irqc_irq_suspend(void *data) { struct rzg2l_irqc_reg_cache *cache =3D &rzg2l_irqc_data->cache; void __iomem *base =3D rzg2l_irqc_data->base; =20 + cache->nitsr =3D readl_relaxed(base + NITSR); cache->iitsr =3D readl_relaxed(base + IITSR); if (rzg2l_irqc_data->info.shared_irq_cnt) cache->inttsel =3D readl_relaxed(base + INTTSEL); @@ -497,6 +567,7 @@ static void rzg2l_irqc_irq_resume(void *data) if (rzg2l_irqc_data->info.shared_irq_cnt) writel_relaxed(cache->inttsel, base + INTTSEL); writel_relaxed(cache->iitsr, base + IITSR); + writel_relaxed(cache->nitsr, base + NITSR); } =20 static const struct syscore_ops rzg2l_irqc_syscore_ops =3D { @@ -508,6 +579,23 @@ static struct syscore rzg2l_irqc_syscore =3D { .ops =3D &rzg2l_irqc_syscore_ops, }; =20 +static const struct irq_chip rzg2l_irqc_nmi_chip =3D { + .name =3D "rzg2l-irqc", + .irq_eoi =3D rzg2l_irqc_nmi_eoi, + .irq_mask =3D irq_chip_mask_parent, + .irq_unmask =3D irq_chip_unmask_parent, + .irq_disable =3D irq_chip_disable_parent, + .irq_enable =3D irq_chip_enable_parent, + .irq_get_irqchip_state =3D irq_chip_get_parent_state, + .irq_set_irqchip_state =3D irq_chip_set_parent_state, + .irq_retrigger =3D irq_chip_retrigger_hierarchy, + .irq_set_type =3D rzg2l_irqc_nmi_set_type, + .irq_set_affinity =3D irq_chip_set_affinity_parent, + .flags =3D IRQCHIP_MASK_ON_SUSPEND | + IRQCHIP_SET_TYPE_MASKED | + IRQCHIP_SKIP_SET_WAKE, +}; + static const struct irq_chip rzg2l_irqc_irq_chip =3D { .name =3D "rzg2l-irqc", .irq_eoi =3D rzg2l_irqc_irq_eoi, @@ -663,7 +751,9 @@ static int rzg2l_irqc_alloc(struct irq_domain *domain, = unsigned int virq, * from 16-31 bits. TINT from the pinctrl driver needs to be programmed * in IRQC registers to enable a given gpio pin as interrupt. */ - if (hwirq > priv->info.irq_count) { + if (hwirq =3D=3D IRQC_NMI) { + chip =3D &rzg2l_irqc_nmi_chip; + } else if (hwirq > priv->info.irq_count) { tint =3D TINT_EXTRACT_GPIOINT(hwirq); hwirq =3D TINT_EXTRACT_HWIRQ(hwirq); chip =3D priv->tint_chip; --=20 2.43.0