From nobody Thu Apr 2 17:17:16 2026 Received: from mail-ed1-f47.google.com (mail-ed1-f47.google.com [209.85.208.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CBCBD3537C0 for ; Fri, 27 Mar 2026 16:12:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774627965; cv=none; b=Rn1eCi0jLNDUl92Ff65ZbvKJtHbw7y2MKHy3NNL369hvNdBavvrGYlw8x7m5I16K3lseCLh5dTxt0LBGGM4BIWdEowiwTBffANs9o8fGBHoY9aSppoJpwKFdpPCUG5eXaGAHyTgrdWxLYXJkjJXHJoROupexR3hjUFPCUVhtl48= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774627965; c=relaxed/simple; bh=OuRa4QGyn4gLjseaQdBVxKJCgJKE3/e1JsoCMaIDUuc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=poPeOWPJc3wgkhdeesIjJab/w69XSGZqIlbZ2/seXnR4+nUhGKzOpzrILspOKqbZOyT7q10VOLhvOM5gIKsX5dG/5Hc1pxxHk0vW1on6EO7gVhQl9ipDRsKx9867Ug/7ZNP3mOtfSY8/HEmAf0pCgMtG02Egm3+FpXcW8qNUczw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=sb4qxkjN; arc=none smtp.client-ip=209.85.208.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="sb4qxkjN" Received: by mail-ed1-f47.google.com with SMTP id 4fb4d7f45d1cf-6618bc129acso3421375a12.2 for ; Fri, 27 Mar 2026 09:12:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1774627961; x=1775232761; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=n9/UsdaZM+2GPQHD2Sp+JdEWIFi7VFbfkHHFK1k1sLU=; b=sb4qxkjNc170tlKR9dz1DGN4NDlqJEGNcjTQvF2YwCfZLW+BRzigf+tKw5s/dlAxx4 72DcZZxuIa07wA2worvi/VCbizzqsUS559CLGKTi8KyxWtMKXO4EzkN16uJ9iW2VWGrh EEXzrp9xSHBTQix4peJfnF8VNhxWf/vepwSgpQIYXWc962eMAZaWwjj2XbRgWsLnoTbn VVv24E/lJEN1b6UT+fg+59oRe6VwMQ+DSZzOz58BLhKqbm5Vqz8An6HalPYHxtzEuZy1 sVR1jGc3dJkKWZV7qBZKZU7F/WJ9ebQYa54ofHwj0JGF585+n6bigEdGhwsVoQVocaPN 8AKg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774627961; x=1775232761; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=n9/UsdaZM+2GPQHD2Sp+JdEWIFi7VFbfkHHFK1k1sLU=; b=O7+WN1OBNWn4Y9ARfPRASo4WUjTS8oZ2qdaQmB9FtoDFAjfSlAhqF1AlKmWrTmZKOz t4vqP00LCXnx+OqG0u1d74T4MOhN88+fbWarRRn2zBsJPzjcYOqBu3jtduSdcMA6v4eo 14wXDstaLkDMlnVSDZj2g47/kUtxQcY60vVWR5Zso+L/PyMVPBb7qaswgPMLeRDIOWAd AavGKPbxMTnejM7PrXMmT4rWuw54w3sSEqh6EycHZn1igbXpRTfpg2ErEBECK3vf4Y3J 7NAX8zsMUXMfb4jDfQU0W7zxq924hyWOngbRtEqCZWT9ii/5Ey29IPggf+9uS7pelYQD FY4g== X-Forwarded-Encrypted: i=1; AJvYcCUParnyUR69Ol4ipHkcxgTRZV/M/8rxr/EdKA87W42qutKg6BK8uUSwNZ6PIHJVviWeQypAznIpY5+4gtc=@vger.kernel.org X-Gm-Message-State: AOJu0Yx9NzawG7Nh/lUBXBW+p/T95gfnKZz1pq6y5wb6sriAW32Q3zYM oOvcBN9B7bRDOQDhkNueMU/IaOkXxF4s0QSruwtN5foZ5w51BhnY0sXMDqy5e2OgxNs= X-Gm-Gg: ATEYQzzlsAELg/wJIjFoUHmQBesNGeTDvT5SaHMemnYluV0U+qvJT6rm2cQq4RIWanU fxP9eJKRFab4oAtBr2Jo+IARyBSVk7AlQUW19+6LduB4S4XBSq+S1h7ZpCM9uNBlqSP3PLtKHUu 3rkrfwxnN0lNjEFH4knR3Xxj4OXhIqLQ0ZahVSlXzkvVzEZ8oFcHgCToSDpTFEUWsYwYTqOXQh9 W7KNhBbeaxGKTvM5w9pcSX8jR62aP5AE/CWek/j9JVHdpFkT675aZl05dsdBF78Ei/2b+sZn0Cy tWCpweNQdeHjNt+KWaPFELoZrAogfJXND16AJYxjy/LpGGbyuDbRgGTYTbXl0rPSnF3i8QoDETy ytY3Ctrib1aG/z7VB/es8RPF6/3EOIM+cqeueR/Ako0c9civqKgGPceQ5wvrj+oRtZ8SFXuGqh3 k6wkEGWL0fnKVBeIdvz7OnUX1V0ruX8w3qrjbhbedSRo37RYjrz1/LpSx+WQ/vALNffoFjySXnT ChbjA== X-Received: by 2002:a17:907:c297:b0:b97:e32f:7ee8 with SMTP id a640c23a62f3a-b9b507b10camr227429066b.37.1774627960722; Fri, 27 Mar 2026 09:12:40 -0700 (PDT) Received: from [172.16.220.101] (144-178-202-139.static.ef-service.nl. [144.178.202.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b9b20265cc0sm273518366b.15.2026.03.27.09.12.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Mar 2026 09:12:40 -0700 (PDT) From: Luca Weiss Date: Fri, 27 Mar 2026 17:12:28 +0100 Subject: [PATCH v2 9/9] arm64: dts: qcom: milos: Add display (MDSS) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260327-milos-mdss-v2-9-bc586683f5ca@fairphone.com> References: <20260327-milos-mdss-v2-0-bc586683f5ca@fairphone.com> In-Reply-To: <20260327-milos-mdss-v2-0-bc586683f5ca@fairphone.com> To: Bjorn Andersson , Konrad Dybcio , Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Jonathan Marek , Krishna Manikandan , Neil Armstrong , Alexander Koskovich Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, Luca Weiss X-Mailer: b4 0.15.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774627949; l=6556; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=OuRa4QGyn4gLjseaQdBVxKJCgJKE3/e1JsoCMaIDUuc=; b=kR8CwCxCbJ0lmNsaT1AKtyANCK1Dy7nFNBHhR/iQxUTagFiNkuNe0HM/iqXYzgP119NX+5Pg5 nsQ9392nUdgB3Ej/8+a3FjWzWzgNrxqEVHzTCBdhImqGnQTC8YKoLNc X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Add device nodes for display: MDSS, DPU, DSI and DSI PHY. DisplayPort is not added for now. Signed-off-by: Luca Weiss Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/milos.dtsi | 211 ++++++++++++++++++++++++++++++++= +++- 1 file changed, 209 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/milos.dtsi b/arch/arm64/boot/dts/qcom= /milos.dtsi index 67f8ef4d524a..c1be2f43dbb8 100644 --- a/arch/arm64/boot/dts/qcom/milos.dtsi +++ b/arch/arm64/boot/dts/qcom/milos.dtsi @@ -3,6 +3,7 @@ * Copyright (c) 2025, Luca Weiss */ =20 +#include #include #include #include @@ -1860,6 +1861,212 @@ camcc: clock-controller@adb0000 { #power-domain-cells =3D <1>; }; =20 + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,milos-mdss"; + reg =3D <0x0 0x0ae00000 0x0 0x1000>; + reg-names =3D "mdss"; + + interrupts =3D ; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &cnoc_main SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&dispcc DISP_CC_MDSS_CORE_GDSC>; + + iommus =3D <&apps_smmu 0x1c00 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,milos-dpu"; + reg =3D <0x0 0x0ae01000 0x0 0x8f000>, + <0x0 0x0aeb0000 0x0 0x3000>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_CX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf1_out: endpoint { + remote-endpoint =3D <&mdss_dsi0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-200000000 { + opp-hz =3D /bits/ 64 <200000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-342000000 { + opp-hz =3D /bits/ 64 <342000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-402000000 { + opp-hz =3D /bits/ 64 <402000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-535000000 { + opp-hz =3D /bits/ 64 <535000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-600000000 { + opp-hz =3D /bits/ 64 <600000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + + opp-630000000 { + opp-hz =3D /bits/ 64 <630000000>; + required-opps =3D <&rpmhpd_opp_turbo>; + }; + }; + }; + + mdss_dsi0: dsi@ae94000 { + compatible =3D "qcom,milos-dsi-ctrl", "qcom,mdss-dsi-ctrl"; + reg =3D <0x0 0x0ae94000 0x0 0x1000>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 4>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_ESC0_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + assigned-clock-parents =3D <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_CX>; + + phys =3D <&mdss_dsi0_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi0_in: endpoint { + remote-endpoint =3D <&dpu_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi0_out: endpoint { + }; + }; + }; + + mdss_dsi_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-187500000 { + opp-hz =3D /bits/ 64 <187500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-358000000 { + opp-hz =3D /bits/ 64 <358000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + + mdss_dsi0_phy: phy@ae95000 { + compatible =3D "qcom,milos-dsi-phy-4nm"; + reg =3D <0x0 0x0ae95000 0x0 0x200>, + <0x0 0x0ae95200 0x0 0x300>, + <0x0 0x0ae95500 0x0 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + }; + dispcc: clock-controller@af00000 { compatible =3D "qcom,milos-dispcc"; reg =3D <0x0 0x0af00000 0x0 0x20000>; @@ -1868,8 +2075,8 @@ dispcc: clock-controller@af00000 { <&sleep_clk>, <&gcc GCC_DISP_AHB_CLK>, <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>, - <0>, /* dsi0_phy_pll_out_byteclk */ - <0>, /* dsi0_phy_pll_out_dsiclk */ + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, <0>, /* dp0_phy_pll_link_clk */ <0>; /* dp0_phy_pll_vco_div_clk */ =20 --=20 2.53.0