From nobody Thu Apr 2 17:23:43 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 91038350D4F for ; Fri, 27 Mar 2026 10:08:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774606110; cv=none; b=hDX58UboC+GbAtFeuQqoHMsHjpHh1CTJkT7Xhtwey2K7zu8gxNrPqQ0mlncdWP4eaFw+VC3Vgt8paDSvBjEg58PcCnoL+mL+huM4ZyvtUHvUHyTltNKts6jD9PrarAF8vKXb09eX4Rl3d5XYjHLNFZQXPr+wD8Vvhlb4alTkTIA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774606110; c=relaxed/simple; bh=zFarwFyP7Mwjc36+jVJxSXy6/e4tQoyriPLsSHSmWgM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=drOaxXufm+MSx3nQcPOTpyz8McrcOJsof5Nk8YlhBHEZ67hrp732h0cZ0HQMwgVNKYklIlbsb36licN90SxqLCoHHzhM0iW4xkgZKFyHgBSAQpgSiqXHa3nMwF1PNiGgnMhbLvODr/yhLoKjk/PQjgUXJFNulmzHQbZGDEdTzqM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=c55QlWZT; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ZL6nmuwT; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="c55QlWZT"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ZL6nmuwT" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62R6wu1C2846199 for ; Fri, 27 Mar 2026 10:08:29 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= hUZQteOkDmv1t57NkB6ARC1fQRP9JD9uH5Ktg+HthLo=; b=c55QlWZTIqH3kt0b BzT4MbUejVF5XT9ecsnKzSZOP+eUw79msQgPUYNjA8+bFexRV18N/ijY4pH50LLw CCjhajW5SYBJU//8y0DcSwqRsQ8j9AEM4ePRAkpLSMCnqEU4sP9k0Ud77E4AasBW shzoMTU6CHDGeXGn4GbOmrTsTjNeuPl/6cUx7SksfWrkG3Yc/FjdoTEZ6sAXwCla i8nr0GUIYFvmpKcKHJqbwsKGwfp7iSUG6lcmYQRLHuissM9kowGbIU/5SltnqTsg Ke0fZg+v6y/ZdKcrWzh6Y9N3p0RiAB51zvjpfw5kFQLAtnBlxwSLczj2PlfW2g4Z Jj9zUg== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d53eqmj6w-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 27 Mar 2026 10:08:28 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2b0c30b51bfso41161535ad.0 for ; Fri, 27 Mar 2026 03:08:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774606108; x=1775210908; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=hUZQteOkDmv1t57NkB6ARC1fQRP9JD9uH5Ktg+HthLo=; b=ZL6nmuwT52ofx+3Jc8kS52AOcLIAdy8efUxQ/GYnCEq1fM18pjP9ZpljOY3EDW5AIR jiPpAN1wQWGrdf18YRerl1B8V9OXcfX/2ezUN04ynkiuDKcbP5hiKfxgO10nywgcFQEi HxNxOIdy0jbl5QNuSUraLD/9Dqn7WUJ2dBxZTa92eF10q10fvXJNK+D8piB7D2cP6BYk t9suRedfQHBt3XGIb5z1UqV8uJHWBgQlHF32p++bC64ryk4j56h8QHVj+wdTJPvmvs4S cIrcxxF1dlCD54i3ADECJI7pLCXFxp96SBg/DgzB1iSdC216YudXZsGuHHaHwyURGUU/ WGmQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774606108; x=1775210908; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=hUZQteOkDmv1t57NkB6ARC1fQRP9JD9uH5Ktg+HthLo=; b=VRNz1cjZoa2QgR5Qgfcj2b1ye0McoKs6gGq59nRcp9hZDTm+uN9sue4tw3386NrufR to4l/mlswrVJe/u3n7QQWw1pY86Nt8mE8QZkTmJQoSyIHteKpzHVHC4/zb/JtY3gx508 YM9SyGKc4QZMXv+uT7Pkpv9r1F2Z6j0eRHBFih9FN58q/sMgjvOR+ZS2o9XzmFSJpbcX DffRq1+giiPqYxLc6/IVSKYfcL/J0Oks1Q4Qc2cBl5+oybCE1dB8/i2SJv4b1/KS9Trv NbKRLdK3PnXlQuNHeAzE8dczbkFpLeG1JXIlDvxr65LcK6L1ZowoOSsW2AeS7v8ukABg NNDA== X-Forwarded-Encrypted: i=1; AJvYcCVW5QoofnOpar1/7ZQSc1yIeoePvGKPjPi6ZawQxavFxajRrwk1NBBf7U1edgKTCjlZzaj3/gswg29gra8=@vger.kernel.org X-Gm-Message-State: AOJu0Yzs5ntRfM05kNG6UbJwdPDVXBTsqzgLy9czmTPi+8WBA9t75KtY pMKJD+ZXKidkaYyAMSiv5WMMuWQD95U/DnRWYxHJp4BoJZdjbGScIJHpVfcFtFuePdu6ukBwPHZ rUdI4FJJ3oOM7eu2DaXSuCTTjyE2b1VJMIsv9v4aS1KSpLssqifh9PPi33BKzWJ52/b4= X-Gm-Gg: ATEYQzwVmI/isqwsH6L8XoSfvI6RCxZSuo0VCAYCCdsrUZysL/hmcatDh9atJb48d7O YWNuHeSmK9r4atGDZCz4ErryfWYBBONDsNKyJ22ALUxJZtCt88sCIfs4gf6icfxktu28nrEgn2k LkCIAX9PohJqJsqndjnZhWuLqvYE2BHMhmD+yDM0PaJIwexaFMO8av2LRvqPOIDBNCN0F4fkr34 sQeuerWKiDKk9CoumgU7tFPD8uomHtPb3w6rrktqLXLyGWWBWwR2Pr08eEzcqpTT23vnfD18hgb ITCWD9N+ZUWw29zfIqvGXMc7H5zc/OevXOdQsmR6ryERn1kuA8EfC17SIRUAh9c9zfJSukX5u7+ 3OIPzAZRoWKvKYESK3AkLQ0y89iDvRzmq//v06PpUdUYRXlRnsTujfUdQR/GARzmx3iPPaH54uL W2RLk8CHUI/YdASH6QMedn+ixIkVXjMkxJCg== X-Received: by 2002:a17:903:4407:b0:2b0:5e10:9dbd with SMTP id d9443c01a7336-2b0cdbeb419mr21200115ad.3.1774606108339; Fri, 27 Mar 2026 03:08:28 -0700 (PDT) X-Received: by 2002:a17:903:4407:b0:2b0:5e10:9dbd with SMTP id d9443c01a7336-2b0cdbeb419mr21199805ad.3.1774606107878; Fri, 27 Mar 2026 03:08:27 -0700 (PDT) Received: from hu-ajainp-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b0bc786b7fsm74465675ad.20.2026.03.27.03.08.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Mar 2026 03:08:27 -0700 (PDT) From: Anvesh Jain P Date: Fri, 27 Mar 2026 15:38:14 +0530 Subject: [PATCH v7 1/5] dt-bindings: embedded-controller: Add Qualcomm reference device EC description Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260327-add-driver-for-ec-v7-1-7684c915e42c@oss.qualcomm.com> References: <20260327-add-driver-for-ec-v7-0-7684c915e42c@oss.qualcomm.com> In-Reply-To: <20260327-add-driver-for-ec-v7-0-7684c915e42c@oss.qualcomm.com> To: Sibi Sankar , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Hans de Goede , =?utf-8?q?Ilpo_J=C3=A4rvinen?= , Bryan O'Donoghue , Bjorn Andersson , Konrad Dybcio , Randy Dunlap Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, platform-driver-x86@vger.kernel.org, Anvesh Jain P , Maya Matuszczyk , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774606096; l=2330; i=anvesh.p@oss.qualcomm.com; s=20260313; h=from:subject:message-id; bh=p1qib2l7A/JEOeiEFUXoqiCJEoH/aeCCTCy9wrPvB6A=; b=ibsuvcDp7Sci9hgY/3jUzw1fXjDiY0ZejF27wXljaMswnfyugfwJ3uNG0dIWxoB8AvBUswIOD tEx7k/gH9++D2t9Xkg/+d1HwaTmOXDWXfd8TjfEHcfAacxuUgEvO+ZX X-Developer-Key: i=anvesh.p@oss.qualcomm.com; a=ed25519; pk=8o9EG7gkPe2Er9y9UVCx8MTdcFCwU8Pa54hBZPuduXE= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI3MDA3NCBTYWx0ZWRfXyx4g0E6DkBhc mIBBTZL3/9Wx+Ae6UtxEO0PfgxLQWuPOW1Z2zIkaXpAwivBMWR54erDctT7i5Bf6tVhreFaae8H tsy5QiMViW8rv3uy/v5kOb8t/PhUar7jYgLonprkXUfADSIrPBAw55HzR7+fdv68w3Ams1qVFgt b45vnB0Mddhd2wo3m/BDcHTo9BVBnt2iv5DNTuu6J1w0gsd2W61cR6c4bSV32hHAP9zi9Y7OvdS GQhnJTTLSdKNdtKA/ixK2j2t+omadM3bYke5piyabQKdDREKC/1873CWOlGGU33KmnhanHb7P8A 4weA54d0N/y8z6uMLk3Jb9MsIFixiZV7u4hjsxM+KORrkd5u/T08yQRWBryAnKWiNWza5OiRhA3 gChPSjPmh/yIpyAfX1B5tL1HOEbP3Mk6asANtRA6OTtGcCCeRRRH5xHlzdvSVMnYaoEbxW7fYmt nXFhMjPIVdVSLd03+kw== X-Proofpoint-GUID: ZiKWZbW4ahKYoyelGXm58kH_y-N6AkW4 X-Authority-Analysis: v=2.4 cv=S4bUAYsP c=1 sm=1 tr=0 ts=69c6571d cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=gEfo2CItAAAA:8 a=pGLkceISAAAA:8 a=EUspDBNiAAAA:8 a=p9JF3S6fNoJM7NwPcqUA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-ORIG-GUID: ZiKWZbW4ahKYoyelGXm58kH_y-N6AkW4 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-26_04,2026-03-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 lowpriorityscore=0 bulkscore=0 phishscore=0 spamscore=0 impostorscore=0 clxscore=1015 adultscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603270074 From: Maya Matuszczyk Add description for the EC firmware running on Hamoa/Purwa and Glymur reference devices. Signed-off-by: Maya Matuszczyk Co-developed-by: Sibi Sankar Signed-off-by: Sibi Sankar Reviewed-by: Krzysztof Kozlowski Co-developed-by: Anvesh Jain P Signed-off-by: Anvesh Jain P --- .../embedded-controller/qcom,hamoa-crd-ec.yaml | 56 ++++++++++++++++++= ++++ 1 file changed, 56 insertions(+) diff --git a/Documentation/devicetree/bindings/embedded-controller/qcom,ham= oa-crd-ec.yaml b/Documentation/devicetree/bindings/embedded-controller/qcom= ,hamoa-crd-ec.yaml new file mode 100644 index 000000000000..ac5a08f8f76d --- /dev/null +++ b/Documentation/devicetree/bindings/embedded-controller/qcom,hamoa-crd-= ec.yaml @@ -0,0 +1,56 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/embedded-controller/qcom,hamoa-crd-ec.y= aml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Hamoa Embedded Controller + +maintainers: + - Sibi Sankar + - Anvesh Jain P + +description: + Qualcomm Snapdragon based Hamoa/Purwa and Glymur reference devices have = an + EC running on different MCU chips. The EC handles things like fan contro= l, + temperature sensors, access to EC internal state changes. + +properties: + compatible: + oneOf: + - items: + - enum: + - qcom,glymur-crd-ec + - qcom,hamoa-iot-evk-ec + - const: qcom,hamoa-crd-ec + - enum: + - qcom,hamoa-crd-ec + + reg: + const: 0x76 + + interrupts: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + +additionalProperties: false + +examples: + - | + #include + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + embedded-controller@76 { + compatible =3D "qcom,hamoa-crd-ec"; + reg =3D <0x76>; + + interrupts-extended =3D <&tlmm 66 IRQ_TYPE_LEVEL_HIGH>; + }; + }; +... --=20 2.34.1 From nobody Thu Apr 2 17:23:43 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CCC113AF66A for ; Fri, 27 Mar 2026 10:08:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774606117; cv=none; b=ErbGR49lw03aTfmE/jXf2jlBBe4DGTR6UorUAVBGmeDEwOdcxhpxSpR2f5V5A1IP7UqZEWsctu9WcIHWyzDKKpygWlQ4iovLXB0+seowDx/T9VWGff3g86s/qTKeG/eRle7whz+ci2fAEweQJjqwih3LKaStA/iX0fVx4ERweGI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774606117; c=relaxed/simple; bh=W8MngHpjqLAWwEI5uwRfVWrdOUQHWF43k4VpXCgnoHE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=kBFxzRy9JYMcGTK1QajrO+RwvEIS4GI4cMWRvLdLwR3/0AXwnAKZSr/Sci3Cb7gYeYqqrT3+yuCUNIGHH8uNynF6wQlLvYeMyHUwXzPWUyuB9tDfioS5pgvECiaaqCBmi384k4eu3dRCZgSRKXqCZnFHExdVaFhZz7RYBTsScuM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Rfad8WU/; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=aM5v/JV/; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Rfad8WU/"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="aM5v/JV/" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62R6w3t91860237 for ; Fri, 27 Mar 2026 10:08:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= gPRmoAwV+p2kNLWuKf8uXHWLY7sYAFBhKbCdvIyoYZk=; b=Rfad8WU/6xFi56if 5YZKqIZw+xeJlWPDYUak59sgnCfK7sNbf+70NDc+arI00fsngd2sGSMhr8jNXjdd Ms28frCerbn+NAyn31GKnDT9dxZ6D2IHQ7eLEqBXTMLm8wodiUV01EYAA32W/yzS uIOylHRrhvF8VbUxyqy2Fh3TzUyfb5yqyHtqfW1ZGIF+iY1zi+aMsg+d/G8O/jHy kThZISNN1rd+WMtRBQFOArJFQeyXD8RoE6IqRVCxnXOA6YOJznwsRgCN2lzmi//a 7sBqRz8Nxlm1ZHifklfpWE7QDO5Cu3ZxZsFa4AiPdQRjSGRJA9zQRKOTSrFelkJY 4rDo3g== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d5bxv2hs6-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 27 Mar 2026 10:08:34 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2b08025f240so24804705ad.1 for ; Fri, 27 Mar 2026 03:08:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774606114; x=1775210914; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=gPRmoAwV+p2kNLWuKf8uXHWLY7sYAFBhKbCdvIyoYZk=; b=aM5v/JV/Um/NcsXdHZVImkh2szCSlGsEVLmGEpHSsyZYnOqtVbbW3Cn1ipOLHK9eXM 7F9i0ptt8otsxokWC8hkJiWCDOgRtvruvL1nIMK7ae1pmeQYkNSfgOlschgoYg7Q3Yf5 9Keau7S81gu181dI60e/cDy1oRvXhDTFreDI3oj671M5iN+bouM0ZEJOXHNDct8/OSLK jXM+MYwJfNLmrq1Hh2KzVjTD1IPvFfxp4HTHJ396iKKjUSU3N6fUYEhuAFhuXqzl0oOJ ZXmCQNkV0TXeEwt7VQYvqpXs6pxxdhmDMLxqRrDMk9sfl9Gj1XVg5er23Bw/JqBePhdn a+nA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774606114; x=1775210914; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=gPRmoAwV+p2kNLWuKf8uXHWLY7sYAFBhKbCdvIyoYZk=; b=hO9oJSiaTMenYcg0BLZz33/Ksw4LJurRlgjKuBSdiSbBFczNnuUc2UfAdC0CHvgoxO Z5w5XFen0fEzv34ZQQmDE0lbPCbweVPYZWTNGfPT6BlaSG2cP+9NYwQ8cr95eaaFHHMj RfgqHmVv3w9AnmXGLJSnSQ7ukiboRXfN8Q8FM1MCkUyqr+UALSnAJ9lZ75xRjDeVqr+B 3OrLWyngtjxgomB6ZVXya7KIKL2OT3d4f1/JEt6Jj/lIt4zDyAj72o6R1vJk6mkZqijj 28GX3NWcXp6/emT/pD6qcP8+e/LIownlZmF5C+Y1ILVie+cvgud8CpVo2PxH6Yk+H1JG H2mg== X-Forwarded-Encrypted: i=1; AJvYcCU3aehSYAqYfCGPYzmUN5B6uWNT51d1aIiiGgs1jRqYMi88IJx3GgAy536a0Mu3BpbanKP6/nv38x70s84=@vger.kernel.org X-Gm-Message-State: AOJu0YwrrxTch85EkEmTEgUNhV1K0PImNMHj8Gww6djkT167y9IPJlmQ vclLqsQpo39Me92XSB1FBnKsEKaVKZIzc5tt6pkaye4+YYexd++xAUy7uca0W/J6MTSonSy//ft Nofui4BEJPY6lkLu8AUg3++FrTMMHItF7hD6NIjkT/oHHzfrtIISJ/SBX9WkR7Lj19X0= X-Gm-Gg: ATEYQzxIpZFuPr3/v2jZbZ/RZamxEYphwJcb4EKbf6SKp8E3gopMczxXRCtxgPlR0uf ysizV2WLGPNkt9zGq3VnD74RQRcJyW4f7NLxS2lmdT5rTcEJ6dy1l4/8ryVqD7Vb0yqQp027V8J qbw7WcrqIp3TCUicvlcQKWCd3RFlBFX55/3Fn5AWs3XJFXEdsBGexrFbaS6oytOyn4fjpL9W6Tf tvcNAwETec8JWCtycnCl5UYhfyKzCyVBP4xrX/escPV3+kHvv2duq3NxcusaAnyExbLnmG6E5fd 6+maNycppUuyoYLJh2pgDw4bP5ySiAlpCDWkP9QOhhl40ScmUR33NfA+9I627g2kvigZnklGV+b Hv+fo9ZmZQiiyUxvaD1LQONEPtB3qF72gteMVrxAVZGGwyRgXpBmqQ2L64a+UTt9U7U1dqcYU4C kjq0AGivv5Dh0C6ZNd3zpfwYHccE6uFC3D6A== X-Received: by 2002:a17:902:d2d2:b0:2b0:5629:37fa with SMTP id d9443c01a7336-2b0ce5ee51amr17538235ad.24.1774606114087; Fri, 27 Mar 2026 03:08:34 -0700 (PDT) X-Received: by 2002:a17:902:d2d2:b0:2b0:5629:37fa with SMTP id d9443c01a7336-2b0ce5ee51amr17537985ad.24.1774606113516; Fri, 27 Mar 2026 03:08:33 -0700 (PDT) Received: from hu-ajainp-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b0bc786b7fsm74465675ad.20.2026.03.27.03.08.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Mar 2026 03:08:33 -0700 (PDT) From: Anvesh Jain P Date: Fri, 27 Mar 2026 15:38:15 +0530 Subject: [PATCH v7 2/5] platform: arm64: Add driver for EC found on Qualcomm reference devices Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260327-add-driver-for-ec-v7-2-7684c915e42c@oss.qualcomm.com> References: <20260327-add-driver-for-ec-v7-0-7684c915e42c@oss.qualcomm.com> In-Reply-To: <20260327-add-driver-for-ec-v7-0-7684c915e42c@oss.qualcomm.com> To: Sibi Sankar , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Hans de Goede , =?utf-8?q?Ilpo_J=C3=A4rvinen?= , Bryan O'Donoghue , Bjorn Andersson , Konrad Dybcio , Randy Dunlap Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, platform-driver-x86@vger.kernel.org, Anvesh Jain P , Maya Matuszczyk , Dmitry Baryshkov , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774606096; l=17289; i=anvesh.p@oss.qualcomm.com; s=20260313; h=from:subject:message-id; bh=XumAIr6e1i9sxQiah1xpqhujDgR+St9AsC9LqKtP6aY=; b=hi+n+k2L4g9ct1YH/wbAdazkb26rbvIhwdYt++AuU1tVOhAYDdYHha4Ccdp5MPMFUiXQizhUP TopVFSRqRI0CmR1W7C0Z+HjoY86LsQMB4m1oYOMfeuFdFdfmrSx5lGn X-Developer-Key: i=anvesh.p@oss.qualcomm.com; a=ed25519; pk=8o9EG7gkPe2Er9y9UVCx8MTdcFCwU8Pa54hBZPuduXE= X-Authority-Analysis: v=2.4 cv=A99h/qWG c=1 sm=1 tr=0 ts=69c65723 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=EUspDBNiAAAA:8 a=pGLkceISAAAA:8 a=VwQbUJbxAAAA:8 a=ZZkxa-lhXBFmNfqa1H8A:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-ORIG-GUID: WOwjG6a3cgqjksMNBXkyqTJHxeywem8l X-Proofpoint-GUID: WOwjG6a3cgqjksMNBXkyqTJHxeywem8l X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI3MDA3NCBTYWx0ZWRfX515Ko0EIvxrD GJkoGbExe9UqR/zygaoj7JYC7O4VWyJO/XHx59n35Y4fOKY0z8mfBNQ39HGmGqrzVRFbEJPLRdI XoZb7bUacM7U29ZV1Rq3UCQSHXWdLiF3cLgI9txwyNa4oqexQq1kItwkQColfVHqF6IrVFnbMFn 997kQauNRxV/KKWD/PFapT8tlqTAht1WpiMYU5d07E8ggzftaeg69oahqpAlkdsk+nsWwN5LeHI TCW6BxOXfPtOnjwIBlj5DH4zCF9/vaOhKgOX80Z180KEPZGM/9cRU1z53/hlllJ8vRNbHDW5EOG Tc1+S3HMO5Tib4GNS0EHhu31TcmM5zWXw9Y4c2vlWrIPI2x4UI6TEjBHH9PNmMUXyKnuwBn7GZC m98pYmNRzhbAO/+YUxG/G92k47hbYcmZ/b7GL+Tyq9G1mBagF77AXES+QnBmiznhNHDLyqCXiix XEENnUcBzdCIe5EPgpg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-26_04,2026-03-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 adultscore=0 malwarescore=0 spamscore=0 impostorscore=0 phishscore=0 bulkscore=0 lowpriorityscore=0 clxscore=1015 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603270074 From: Sibi Sankar Add Embedded controller driver support for Hamoa/Purwa/Glymur qualcomm reference boards. It handles fan control, temperature sensors, access to EC state changes and supports reporting suspend entry/exit to the EC. Co-developed-by: Maya Matuszczyk Signed-off-by: Maya Matuszczyk Signed-off-by: Sibi Sankar Reviewed-by: Dmitry Baryshkov Acked-by: Konrad Dybcio Co-developed-by: Anvesh Jain P Signed-off-by: Anvesh Jain P Tested-by: Akhil P Oommen --- MAINTAINERS | 8 + drivers/platform/arm64/Kconfig | 12 + drivers/platform/arm64/Makefile | 1 + drivers/platform/arm64/qcom-hamoa-ec.c | 451 +++++++++++++++++++++++++++++= ++++ 4 files changed, 472 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 30ca84404976..536dfd9adff4 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -21804,6 +21804,14 @@ F: Documentation/devicetree/bindings/misc/qcom,fas= trpc.yaml F: drivers/misc/fastrpc.c F: include/uapi/misc/fastrpc.h =20 +QUALCOMM HAMOA EMBEDDED CONTROLLER DRIVER +M: Anvesh Jain P +M: Sibi Sankar +L: linux-arm-msm@vger.kernel.org +S: Maintained +F: Documentation/devicetree/bindings/embedded-controller/qcom,hamoa-ec.yaml +F: drivers/platform/arm64/qcom-hamoa-ec.c + QUALCOMM HEXAGON ARCHITECTURE M: Brian Cain L: linux-hexagon@vger.kernel.org diff --git a/drivers/platform/arm64/Kconfig b/drivers/platform/arm64/Kconfig index 10f905d7d6bf..025cdf091f9e 100644 --- a/drivers/platform/arm64/Kconfig +++ b/drivers/platform/arm64/Kconfig @@ -90,4 +90,16 @@ config EC_LENOVO_THINKPAD_T14S =20 Say M or Y here to include this support. =20 +config EC_QCOM_HAMOA + tristate "Embedded Controller driver for Qualcomm Hamoa/Glymur reference = devices" + depends on ARCH_QCOM || COMPILE_TEST + depends on I2C + help + Say M or Y here to enable the Embedded Controller driver for Qualcomm + Snapdragon-based Hamoa/Glymur reference devices. The driver handles fan + control, temperature sensors, access to EC state changes and supports + reporting suspend entry/exit to the EC. + + This driver currently supports Hamoa/Purwa/Glymur reference devices. + endif # ARM64_PLATFORM_DEVICES diff --git a/drivers/platform/arm64/Makefile b/drivers/platform/arm64/Makef= ile index 60c131cff6a1..7681be4a46e9 100644 --- a/drivers/platform/arm64/Makefile +++ b/drivers/platform/arm64/Makefile @@ -9,3 +9,4 @@ obj-$(CONFIG_EC_ACER_ASPIRE1) +=3D acer-aspire1-ec.o obj-$(CONFIG_EC_HUAWEI_GAOKUN) +=3D huawei-gaokun-ec.o obj-$(CONFIG_EC_LENOVO_YOGA_C630) +=3D lenovo-yoga-c630.o obj-$(CONFIG_EC_LENOVO_THINKPAD_T14S) +=3D lenovo-thinkpad-t14s.o +obj-$(CONFIG_EC_QCOM_HAMOA) +=3D qcom-hamoa-ec.o diff --git a/drivers/platform/arm64/qcom-hamoa-ec.c b/drivers/platform/arm6= 4/qcom-hamoa-ec.c new file mode 100644 index 000000000000..0f883130ac9a --- /dev/null +++ b/drivers/platform/arm64/qcom-hamoa-ec.c @@ -0,0 +1,451 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2024 Maya Matuszczyk + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define EC_SCI_EVT_READ_CMD 0x05 +#define EC_FW_VERSION_CMD 0x0e +#define EC_MODERN_STANDBY_CMD 0x23 +#define EC_FAN_DBG_CONTROL_CMD 0x30 +#define EC_SCI_EVT_CONTROL_CMD 0x35 +#define EC_THERMAL_CAP_CMD 0x42 + +#define EC_FW_VERSION_RESP_LEN 4 +#define EC_THERMAL_CAP_RESP_LEN 3 +#define EC_FAN_DEBUG_CMD_LEN 6 +#define EC_FAN_SPEED_DATA_SIZE 4 + +#define EC_MODERN_STANDBY_ENTER 0x01 +#define EC_MODERN_STANDBY_EXIT 0x00 + +#define EC_FAN_DEBUG_MODE_OFF 0 +#define EC_FAN_DEBUG_MODE_ON BIT(0) +#define EC_FAN_ON BIT(1) +#define EC_FAN_DEBUG_TYPE_PWM BIT(2) +#define EC_MAX_FAN_CNT 2 +#define EC_FAN_NAME_SIZE 20 +#define EC_FAN_MAX_PWM 255 + +enum qcom_ec_sci_events { + EC_FAN1_STATUS_CHANGE_EVT =3D 0x30, + EC_FAN2_STATUS_CHANGE_EVT, + EC_FAN1_SPEED_CHANGE_EVT, + EC_FAN2_SPEED_CHANGE_EVT, + EC_NEW_LUT_SET_EVT, + EC_FAN_PROFILE_SWITCH_EVT, + EC_THERMISTOR_1_THRESHOLD_CROSS_EVT, + EC_THERMISTOR_2_THRESHOLD_CROSS_EVT, + EC_THERMISTOR_3_THRESHOLD_CROSS_EVT, + /* Reserved: 0x39 - 0x3c/0x3f */ + EC_RECOVERED_FROM_RESET_EVT =3D 0x3d, +}; + +struct qcom_ec_version { + u8 main_version; + u8 sub_version; + u8 test_version; +}; + +struct qcom_ec_thermal_cap { +#define EC_THERMAL_FAN_CNT(x) (FIELD_GET(GENMASK(1, 0), (x))) +#define EC_THERMAL_FAN_TYPE(x) (FIELD_GET(GENMASK(4, 2), (x))) +#define EC_THERMAL_THERMISTOR_MASK(x) (FIELD_GET(GENMASK(7, 0), (x))) + u8 fan_cnt; + u8 fan_type; + u8 thermistor_mask; +}; + +struct qcom_ec_cooling_dev { + struct thermal_cooling_device *cdev; + struct device *parent_dev; + u8 fan_id; + u8 state; +}; + +struct qcom_ec { + struct qcom_ec_cooling_dev *ec_cdev; + struct qcom_ec_thermal_cap thermal_cap; + struct qcom_ec_version version; + struct i2c_client *client; +}; + +static int qcom_ec_read(struct qcom_ec *ec, u8 cmd, u8 resp_len, u8 *resp) +{ + int ret; + + ret =3D i2c_smbus_read_i2c_block_data(ec->client, cmd, resp_len, resp); + + if (ret < 0) + return ret; + else if (ret =3D=3D 0 || ret =3D=3D 0xff) + return -EOPNOTSUPP; + + if (resp[0] >=3D resp_len) + return -EINVAL; + + return 0; +} + +/* + * EC Device Firmware Version: + * + * Read Response: + * ---------------------------------------------------------------------- + * | Offset | Name | Description | + * ---------------------------------------------------------------------- + * | 0x00 | Byte count | Number of bytes in response | + * | | | (excluding byte count) | + * ---------------------------------------------------------------------- + * | 0x01 | Test-version | Test-version of EC firmware | + * ---------------------------------------------------------------------- + * | 0x02 | Sub-version | Sub-version of EC firmware | + * ---------------------------------------------------------------------- + * | 0x03 | Main-version | Main-version of EC firmware | + * ---------------------------------------------------------------------- + * + */ +static int qcom_ec_read_fw_version(struct device *dev) +{ + struct i2c_client *client =3D to_i2c_client(dev); + struct qcom_ec *ec =3D i2c_get_clientdata(client); + struct qcom_ec_version *version =3D &ec->version; + u8 resp[EC_FW_VERSION_RESP_LEN]; + int ret; + + ret =3D qcom_ec_read(ec, EC_FW_VERSION_CMD, EC_FW_VERSION_RESP_LEN, resp); + if (ret < 0) + return ret; + + version->main_version =3D resp[3]; + version->sub_version =3D resp[2]; + version->test_version =3D resp[1]; + + dev_dbg(dev, "EC Version %d.%d.%d\n", + version->main_version, version->sub_version, version->test_version); + + return 0; +} + +/* + * EC Device Thermal Capabilities: + * + * Read Response: + * -----------------------------------------------------------------------= ------- + * | Offset | Name | Description | + * -----------------------------------------------------------------------= ------- + * | 0x00 | Byte count | Number of bytes in response | + * | | | (excluding byte count) | + * -----------------------------------------------------------------------= ------- + * | 0x02 (LSB) | EC Thermal | Bit 0-1: Number of fans | + * | 0x3 | Capabilities | Bit 2-4: Type of fan | + * | | | Bit 5-6: Reserved | + * | | | Bit 7: Data Valid/Invalid | + * | | | (Valid - 1, Invalid - 0) | + * | | | Bit 8-15: Thermistor 0 - 7 presence | + * | | | (1 present, 0 absent) | + * -----------------------------------------------------------------------= ------- + * + */ +static int qcom_ec_thermal_capabilities(struct device *dev) +{ + struct i2c_client *client =3D to_i2c_client(dev); + struct qcom_ec *ec =3D i2c_get_clientdata(client); + struct qcom_ec_thermal_cap *cap =3D &ec->thermal_cap; + u8 resp[EC_THERMAL_CAP_RESP_LEN]; + int ret; + + ret =3D qcom_ec_read(ec, EC_THERMAL_CAP_CMD, EC_THERMAL_CAP_RESP_LEN, res= p); + if (ret < 0) + return ret; + + cap->fan_cnt =3D min(EC_MAX_FAN_CNT, EC_THERMAL_FAN_CNT(resp[1])); + cap->fan_type =3D EC_THERMAL_FAN_TYPE(resp[1]); + cap->thermistor_mask =3D EC_THERMAL_THERMISTOR_MASK(resp[2]); + + dev_dbg(dev, "Fan count: %d Fan Type: %d Thermistor Mask: %x\n", + cap->fan_cnt, cap->fan_type, cap->thermistor_mask); + + return 0; +} + +static irqreturn_t qcom_ec_irq(int irq, void *data) +{ + struct qcom_ec *ec =3D data; + struct device *dev =3D &ec->client->dev; + int val; + + val =3D i2c_smbus_read_byte_data(ec->client, EC_SCI_EVT_READ_CMD); + if (val < 0) { + dev_err_ratelimited(dev, "Failed to read EC SCI Event: %d\n", val); + return IRQ_HANDLED; + } + + switch (val) { + case EC_FAN1_STATUS_CHANGE_EVT: + dev_dbg_ratelimited(dev, "Fan1 status changed\n"); + break; + case EC_FAN2_STATUS_CHANGE_EVT: + dev_dbg_ratelimited(dev, "Fan2 status changed\n"); + break; + case EC_FAN1_SPEED_CHANGE_EVT: + dev_dbg_ratelimited(dev, "Fan1 speed crossed low/high trip point\n"); + break; + case EC_FAN2_SPEED_CHANGE_EVT: + dev_dbg_ratelimited(dev, "Fan2 speed crossed low/high trip point\n"); + break; + case EC_NEW_LUT_SET_EVT: + dev_dbg_ratelimited(dev, "New LUT set\n"); + break; + case EC_FAN_PROFILE_SWITCH_EVT: + dev_dbg_ratelimited(dev, "FAN Profile switched\n"); + break; + case EC_THERMISTOR_1_THRESHOLD_CROSS_EVT: + dev_dbg_ratelimited(dev, "Thermistor 1 threshold crossed\n"); + break; + case EC_THERMISTOR_2_THRESHOLD_CROSS_EVT: + dev_dbg_ratelimited(dev, "Thermistor 2 threshold crossed\n"); + break; + case EC_THERMISTOR_3_THRESHOLD_CROSS_EVT: + dev_dbg_ratelimited(dev, "Thermistor 3 threshold crossed\n"); + break; + case EC_RECOVERED_FROM_RESET_EVT: + dev_dbg_ratelimited(dev, "EC recovered from reset\n"); + break; + default: + dev_notice_ratelimited(dev, "Unknown EC event: %d\n", val); + break; + } + + return IRQ_HANDLED; +} + +static int qcom_ec_sci_evt_control(struct device *dev, bool enable) +{ + struct i2c_client *client =3D to_i2c_client(dev); + + return i2c_smbus_write_byte_data(client, EC_SCI_EVT_CONTROL_CMD, !!enable= ); +} + +static int qcom_ec_fan_get_max_state(struct thermal_cooling_device *cdev, = unsigned long *state) +{ + *state =3D EC_FAN_MAX_PWM; + + return 0; +} + +static int qcom_ec_fan_get_cur_state(struct thermal_cooling_device *cdev, = unsigned long *state) +{ + struct qcom_ec_cooling_dev *ec_cdev =3D cdev->devdata; + + *state =3D ec_cdev->state; + + return 0; +} + +/* + * Fan Debug control command: + * + * Command Payload: + * -----------------------------------------------------------------------= --------------- + * | Offset | Name | Description | + * -----------------------------------------------------------------------= --------------- + * | 0x00 | Command | Fan control command | + * -----------------------------------------------------------------------= --------------- + * | 0x01 | Fan ID | 0x1 : Fan 1 | + * | | | 0x2 : Fan 2 | + * -----------------------------------------------------------------------= --------------- + * | 0x02 | Byte count =3D 4| Size of data to set fan speed | + * -----------------------------------------------------------------------= --------------- + * | 0x03 | Mode | Bit 0: Debug Mode On/Off (0 - OFF, 1 - ON ) | + * | | | Bit 1: Fan On/Off (0 - Off, 1 - ON) | + * | | | Bit 2: Debug Type (0 - RPM, 1 - PWM) | + * -----------------------------------------------------------------------= --------------- + * | 0x04 (LSB) | Speed in RPM | RPM value, if mode selected is RPM | + * | 0x05 | | | + * -----------------------------------------------------------------------= --------------- + * | 0x06 | Speed in PWM | PWM value, if mode selected is PWM (0 - 255) | + * _______________________________________________________________________= _______________ + * + */ +static int qcom_ec_fan_debug_mode_off(struct qcom_ec_cooling_dev *ec_cdev) +{ + struct device *dev =3D ec_cdev->parent_dev; + struct i2c_client *client =3D to_i2c_client(dev); + u8 request[6] =3D { ec_cdev->fan_id, EC_FAN_SPEED_DATA_SIZE, + EC_FAN_DEBUG_MODE_OFF, 0, 0, 0 }; + int ret; + + ret =3D i2c_smbus_write_i2c_block_data(client, EC_FAN_DBG_CONTROL_CMD, + sizeof(request), request); + if (ret) { + dev_err(dev, "Failed to turn off fan%d debug mode: %d\n", + ec_cdev->fan_id, ret); + } + + return ret; +} + +static int qcom_ec_fan_set_cur_state(struct thermal_cooling_device *cdev, = unsigned long state) +{ + struct qcom_ec_cooling_dev *ec_cdev =3D cdev->devdata; + struct device *dev =3D ec_cdev->parent_dev; + struct i2c_client *client =3D to_i2c_client(dev); + u8 request[6] =3D { ec_cdev->fan_id, EC_FAN_SPEED_DATA_SIZE, + EC_FAN_DEBUG_MODE_ON | EC_FAN_ON | EC_FAN_DEBUG_TYPE_PWM, + 0, 0, state }; + int ret; + + ret =3D i2c_smbus_write_i2c_block_data(client, EC_FAN_DBG_CONTROL_CMD, + sizeof(request), request); + if (ret) { + dev_err(dev, "Failed to set fan pwm: %d\n", ret); + return ret; + } + + ec_cdev->state =3D state; + + return 0; +} + +static const struct thermal_cooling_device_ops qcom_ec_thermal_ops =3D { + .get_max_state =3D qcom_ec_fan_get_max_state, + .get_cur_state =3D qcom_ec_fan_get_cur_state, + .set_cur_state =3D qcom_ec_fan_set_cur_state, +}; + +static int qcom_ec_resume(struct device *dev) +{ + struct i2c_client *client =3D to_i2c_client(dev); + + return i2c_smbus_write_byte_data(client, EC_MODERN_STANDBY_CMD, + EC_MODERN_STANDBY_ENTER); +} + +static int qcom_ec_suspend(struct device *dev) +{ + struct i2c_client *client =3D to_i2c_client(dev); + + return i2c_smbus_write_byte_data(client, EC_MODERN_STANDBY_CMD, + EC_MODERN_STANDBY_EXIT); +} + +static int qcom_ec_probe(struct i2c_client *client) +{ + struct device *dev =3D &client->dev; + struct qcom_ec *ec; + unsigned int i; + int ret; + + ec =3D devm_kzalloc(dev, sizeof(*ec), GFP_KERNEL); + if (!ec) + return -ENOMEM; + + ec->client =3D client; + + ret =3D devm_request_threaded_irq(dev, client->irq, NULL, qcom_ec_irq, + IRQF_ONESHOT, "qcom_ec", ec); + if (ret < 0) + return ret; + + i2c_set_clientdata(client, ec); + + ret =3D qcom_ec_read_fw_version(dev); + if (ret < 0) + return dev_err_probe(dev, ret, "Failed to read EC firmware version\n"); + + ret =3D qcom_ec_sci_evt_control(dev, true); + if (ret < 0) + return dev_err_probe(dev, ret, "Failed to enable SCI events\n"); + + ret =3D qcom_ec_thermal_capabilities(dev); + if (ret < 0) + return dev_err_probe(dev, ret, "Failed to read thermal capabilities\n"); + + if (ec->thermal_cap.fan_cnt =3D=3D 0) { + dev_warn(dev, FW_BUG "Failed to get fan count, firmware update required\= n"); + return 0; + } + + ec->ec_cdev =3D devm_kcalloc(dev, ec->thermal_cap.fan_cnt, sizeof(*ec->ec= _cdev), GFP_KERNEL); + if (!ec->ec_cdev) + return -ENOMEM; + + for (i =3D 0; i < ec->thermal_cap.fan_cnt; i++) { + struct qcom_ec_cooling_dev *ec_cdev =3D &ec->ec_cdev[i]; + char name[EC_FAN_NAME_SIZE]; + + scnprintf(name, sizeof(name), "qcom_ec_fan_%u", i); + ec_cdev->fan_id =3D i + 1; + ec_cdev->parent_dev =3D dev; + + ec_cdev->cdev =3D devm_thermal_of_cooling_device_register(dev, NULL, nam= e, ec_cdev, + &qcom_ec_thermal_ops); + if (IS_ERR(ec_cdev->cdev)) { + return dev_err_probe(dev, PTR_ERR(ec_cdev->cdev), + "Failed to register fan%d cooling device\n", i); + } + } + + return 0; +} + +static void qcom_ec_remove(struct i2c_client *client) +{ + struct qcom_ec *ec =3D i2c_get_clientdata(client); + struct device *dev =3D &client->dev; + int ret; + + ret =3D qcom_ec_sci_evt_control(dev, false); + if (ret < 0) + dev_err(dev, "Failed to disable SCI events: %d\n", ret); + + for (int i =3D 0; i < ec->thermal_cap.fan_cnt; i++) { + struct qcom_ec_cooling_dev *ec_cdev =3D &ec->ec_cdev[i]; + + qcom_ec_fan_debug_mode_off(ec_cdev); + } +} + +static const struct of_device_id qcom_ec_of_match[] =3D { + { .compatible =3D "qcom,hamoa-crd-ec" }, + {} +}; +MODULE_DEVICE_TABLE(of, qcom_ec_of_match); + +static const struct i2c_device_id qcom_ec_i2c_id_table[] =3D { + { "qcom-hamoa-ec", }, + {} +}; +MODULE_DEVICE_TABLE(i2c, qcom_ec_i2c_id_table); + +static DEFINE_SIMPLE_DEV_PM_OPS(qcom_ec_pm_ops, + qcom_ec_suspend, + qcom_ec_resume); + +static struct i2c_driver qcom_ec_i2c_driver =3D { + .driver =3D { + .name =3D "qcom-hamoa-ec", + .of_match_table =3D qcom_ec_of_match, + .pm =3D &qcom_ec_pm_ops + }, + .probe =3D qcom_ec_probe, + .remove =3D qcom_ec_remove, + .id_table =3D qcom_ec_i2c_id_table, +}; +module_i2c_driver(qcom_ec_i2c_driver); + +MODULE_DESCRIPTION("QCOM Hamoa Embedded Controller"); +MODULE_LICENSE("GPL"); --=20 2.34.1 From nobody Thu Apr 2 17:23:43 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EAC673A8741 for ; Fri, 27 Mar 2026 10:08:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774606122; cv=none; b=FBLjNB5Sz3iZtkKXpo80ThqYyLEaGcdAveWZGZWi34NMrZVny4XEdm7n/bv12BH2lLT+jwnkjbXV1hOgDw+/Br/ixpy/A2a0DPHk6kPX8NjYYf5wb0EWDLISzQrr/1yqp+fM+Viba85pcCCH8ynDPJE0+TF9O7W4IZnvaAXzt5w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774606122; c=relaxed/simple; bh=Dd5fp85/4V9VJ5EyZFEPibLsm/4o0VYPqFC5Sk2sGQ8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=SaVIHQEWrstW+J66QdvC6qG7p9K1s7fGl+65t63OQJd1EViOkM6IjdhYOgxbMtjWXCT3axdcXH30uQpRnQJb82E6qUvharNoI9lTuhPnnrMi6KhSJdewzJN8Fet/uNQphGQ6CexKNW/jnwtqXzqiY34kGoykWB9thIRA51iQi1Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=gm7bp72e; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=YSKbPyno; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="gm7bp72e"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="YSKbPyno" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62R6vna63713728 for ; Fri, 27 Mar 2026 10:08:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= YM46yQGr/puwc3alCscfbFbGdSuIrLWtIOURjrNnAAI=; b=gm7bp72e4QiuNr+o dzafqmRZ1AOArxGnoBuuJcVNVezCOCxJM2dwh473KRvdu3kXq5vg/MlSawoDBAWG 7OnPljrZJPL+KoslLQk0fQMXmlhp4eZBaFRIpA800b0gw4KU01thMVSewMAApuZc Jj+xsG8oi0NboZYlGWwdVmMBFUd/zsyUBhrEzghvpExKa+XqM/RjOoQ+E1l8rijs GWE7TYe0fUMr10omUonTDEKCMNjLxvkaqeIliiIHRNPY82bwBUwJxEoxs3fMEbXT J40VrHsCnokuddZkHZ1GFzp7t7XCyfapelbrT+qOT/PUk5lUL0cbMv7efWNroViw XZK4/g== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d5hapsmev-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 27 Mar 2026 10:08:40 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2b07bd30b5eso41535305ad.1 for ; Fri, 27 Mar 2026 03:08:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774606120; x=1775210920; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=YM46yQGr/puwc3alCscfbFbGdSuIrLWtIOURjrNnAAI=; b=YSKbPyno6C3AU8toY0rRMClmO+vzJ1cNQ+LhXLeEhBgYmnrvJZM+Ik/RRMV7OAMtgL i9q2UNzYYZ2MR8wbWrSSZBPFhH5RQPnffJPmG0kh5OG7/kz1iVXGE+34cipM5z9WRWIi qrlc0sp7pZ/7+9nT1G9+uBmr1yveukpl/D43ZJ83JrIGs5AWnjuo2KJdBWpg4XLsF4rW QSCYWbhOSlmjjm/0RkOx1WWMY7hgQz5JA+IKjPIu41vhDZWoy5EgA/rb8Y8cbMSdFteF ArKVo1RjWQC9bNmQqAVn2/Ym7iWf7i6Q8Ljm1oJPW4sGt5JguUofUzf37+vV3yJvhbSD tGhA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774606120; x=1775210920; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=YM46yQGr/puwc3alCscfbFbGdSuIrLWtIOURjrNnAAI=; b=qP/qrwhGAJmwlsHv4gOVwPf31sg7RvYQY3MixR8JQshCs+WT+91qc89fiQpqrg7Y3d c5cRUkd9n4Ns8EkhgSVAp8bRM9XTZ5p002eu0TbnQ+SJwhr5f/Iea0pXYjXDYcT72YtN fr5+RD1tbaR2+fM/uUcYOGMvxnDIw6ABv7HsrBra8NFgh9GOWSzQ77R2MMcspWi3xV6B txawEBZfc8TOaTbaoQU5SkWyqApgX8GqaDozyW9zPNYgc+sZhtCe1ysuHNEaCWMSMYUQ 7j0SI0CITr5YOzvTi7qztWFbY+A1WvRGs23S7mw0ULq+aHsdfVC11novssBaU1AKnDiI s3Mw== X-Forwarded-Encrypted: i=1; AJvYcCUXvLNIoAC4uJ38WNwgzyuiBjtk9tMFUC6fCLdy5g8K+aAVNJuA5u6+US7GOfZonfZuOaI9txEyPSXhMJI=@vger.kernel.org X-Gm-Message-State: AOJu0YzfRlIYCsJP82o/bWCO92EhuQt27RVgbfK8P2feqze+53mDTa5L tvIrFudt4wUvBjP1/IslIQkfPW432j/LyKSCwPFEtCeaGx3idLHzgSTvwWFDEu6fHU/ys29BUu0 9B4NDgCegEt/9/e77M2MaieN4c54RExKfJQLJcQAUWEeHxHTWEeRhgiUqLewfeulU2vo= X-Gm-Gg: ATEYQzxeMavudjL3VZVBaxwKSM/fHt03aBST1ygPQgG3TxzSgGaWlXD/ayzQcYS72z3 J9Psw9afNoRDjYzn2lmb4IV5+MbmY0dQivripAylT6xgrUrjVybWPC4jOPkGCelmlQV7Tw5K2qP zTGcAmMnpxhDe+WA07z00NKjAcgQczyi8leKLHOAfxOQfiopk1tcjQqGARSZjheIYcoN3TTA/ni JhCiEAKY79k8TYu4eV0x5yU1JWMhfmu/u7u6H5ZlR0Ime43mIiL5K3AUag7+SMvsLbqvG3yYx+q XPguVE2KYJEWhCEzzEm2IXQf5tpmS5ZxgnAAGoMAj9ZqCPt2x5rXtworDDWSKoTntpjCXhjBlMl 21gyg2YFF832NoGbeWkaTLtXU7Oxk2B6bDA6sxgPtwB7rbjgenHP9edmwMNbj03l6MQenXujK1Z 35US9je+dLpHeE/4Oic+HWt22DAmA1UH+i1g== X-Received: by 2002:a17:903:1aab:b0:2b0:badc:c9cf with SMTP id d9443c01a7336-2b0c4879c57mr50300425ad.13.1774606119670; Fri, 27 Mar 2026 03:08:39 -0700 (PDT) X-Received: by 2002:a17:903:1aab:b0:2b0:badc:c9cf with SMTP id d9443c01a7336-2b0c4879c57mr50300015ad.13.1774606119175; Fri, 27 Mar 2026 03:08:39 -0700 (PDT) Received: from hu-ajainp-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b0bc786b7fsm74465675ad.20.2026.03.27.03.08.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Mar 2026 03:08:38 -0700 (PDT) From: Anvesh Jain P Date: Fri, 27 Mar 2026 15:38:16 +0530 Subject: [PATCH v7 3/5] arm64: dts: qcom: glymur-crd: Add Embedded controller node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260327-add-driver-for-ec-v7-3-7684c915e42c@oss.qualcomm.com> References: <20260327-add-driver-for-ec-v7-0-7684c915e42c@oss.qualcomm.com> In-Reply-To: <20260327-add-driver-for-ec-v7-0-7684c915e42c@oss.qualcomm.com> To: Sibi Sankar , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Hans de Goede , =?utf-8?q?Ilpo_J=C3=A4rvinen?= , Bryan O'Donoghue , Bjorn Andersson , Konrad Dybcio , Randy Dunlap Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, platform-driver-x86@vger.kernel.org, Anvesh Jain P , Dmitry Baryshkov , Konrad Dybcio , Abel Vesa X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774606096; l=1578; i=anvesh.p@oss.qualcomm.com; s=20260313; h=from:subject:message-id; bh=Er+elbEJvOvNZkz+nLoEwXm5OyAOC9UUXsw+XjSTb7M=; b=RxaZ6PQcsC3PiEq8EfkdXwoJI91FZ25LY48pVhQl+X1JgzEyVTbcTK/efzfwQQSfBCBSjru8a nngk5qFXNXpAVtHsBYQ5GZYaPMssDTa6S7WJA1ZfM5dBMPhAzGrN+pN X-Developer-Key: i=anvesh.p@oss.qualcomm.com; a=ed25519; pk=8o9EG7gkPe2Er9y9UVCx8MTdcFCwU8Pa54hBZPuduXE= X-Authority-Analysis: v=2.4 cv=TqnrRTXh c=1 sm=1 tr=0 ts=69c65728 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=h-fhkJo0eXD2C244oGgA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI3MDA3NCBTYWx0ZWRfX7HJsSYvNLYGE ZG+H9PR6WwTE7APLoGAlE0H4t7fFdjYZKdpF4eWhQB2x0q5FAuMImFdxw7ET/wR9mE736lhKnFW aGdIOua9jsJe5CJlVEMtIFC6MZKenbmwkhITBURBKILmdE5pAnfBN1sykBTxEw0P1tE/JH6IOGI /6Z5+oqtP4DYygVvAufPursZGu+gp9kzClWxCNjcgzMapcOFs7N7G5BJBgPz7C8cS49gmN2BJXh fnvgbQ1eqQY8xP8Q/sMVn1qWhsIDUWI54xUc3DOCEoa99jfsRNscagNuv1Qri3wxZbkKk1E9zQY OUDB1BhSUj2q+4FPKyFq3ysgoCo4FsI/wnEnavkCTIn7bBrVlnK6KaLdVqL61/n1LUo5Vv5HYOj ESmrdiWJ1G2KV3ts2x+/K8fJnacAnc0CFmZ+fEZIMku2nNlOgKEor7nVd7uQZqVWl9uudOXV52g +sJGqU7zHKidHhqzZ7g== X-Proofpoint-GUID: HbwPJgr9uHzOxbL5FCggJHa1xBgHnorX X-Proofpoint-ORIG-GUID: HbwPJgr9uHzOxbL5FCggJHa1xBgHnorX X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-26_04,2026-03-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 bulkscore=0 spamscore=0 malwarescore=0 suspectscore=0 adultscore=0 phishscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603270074 From: Sibi Sankar Add embedded controller node for Glymur CRDs which adds fan control, temperature sensors, access to EC state changes through SCI events and suspend entry/exit notifications to the EC. Signed-off-by: Sibi Sankar Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio Reviewed-by: Abel Vesa Co-developed-by: Anvesh Jain P Signed-off-by: Anvesh Jain P --- arch/arm64/boot/dts/qcom/glymur-crd.dts | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/glymur-crd.dts b/arch/arm64/boot/dts/= qcom/glymur-crd.dts index 51ea23a49b9e..1a69b428307f 100644 --- a/arch/arm64/boot/dts/qcom/glymur-crd.dts +++ b/arch/arm64/boot/dts/qcom/glymur-crd.dts @@ -198,6 +198,22 @@ ptn3222_1: redriver@47 { }; }; =20 +&i2c9 { + clock-frequency =3D <400000>; + + status =3D "okay"; + + embedded-controller@76 { + compatible =3D "qcom,glymur-crd-ec", "qcom,hamoa-crd-ec"; + reg =3D <0x76>; + + interrupts-extended =3D <&tlmm 66 IRQ_TYPE_EDGE_FALLING>; + + pinctrl-0 =3D <&ec_int_n_default>; + pinctrl-names =3D "default"; + }; +}; + &mdss { status =3D "okay"; }; @@ -263,6 +279,12 @@ &smb2370_k_e2_eusb2_repeater { }; =20 &tlmm { + ec_int_n_default: ec-int-n-state { + pins =3D "gpio66"; + function =3D "gpio"; + bias-disable; + }; + edp_bl_en: edp-bl-en-state { pins =3D "gpio18"; function =3D "gpio"; --=20 2.34.1 From nobody Thu Apr 2 17:23:43 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3BFC3ACA52 for ; Fri, 27 Mar 2026 10:08:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774606128; cv=none; b=bGy0v75MalYo1d9WMsn1Ci8JMsr9Y5FCvb2vkmu7yFH5bOOeCwsYP/C6us6GskTb5ek24AQWrBdVeHplHxmzBWpKPFsLTZQ2QV274GabQw4/9Q9Cr1oVU7l7Wo1ga/6GViDBDM4tnJOdT4sBPSN+20Uy8+1xYgfPHV5kOLPZ7Ts= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774606128; c=relaxed/simple; bh=CNOKzvn5kD0XReRJC8TJ6vbCACz1YNhnjP6JoO3Pr4A=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RVwgdrTV6Vnvp0ujs2cMNreodF9Pu2B5J9BbGc8XCa5ukCCa9GB7qQwgbNryDpbfRArrs0l1G1ep1fpyyk2inJhKu0Vofp9sKaACsxfHsBxLX6yN2I2sOwMbAQVUryX+SyO3wXel6gRyM/ptpvRTa6oVpJrDj0O19yjBef/EEro= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ZLN0aVu5; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=CKLN3CXJ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ZLN0aVu5"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="CKLN3CXJ" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62R6wupi2846248 for ; Fri, 27 Mar 2026 10:08:46 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 7P6zhpcLFC6aPfvZXVad/0Nrsu/6r+qZ2S++aXiCT/I=; b=ZLN0aVu5bbmI4/nb I8J509pHJtfZgwIMCOkHBBIsc4K6HW3KdOek1M/M0eCCIDfGiVmNYMBDxXxzqEOI 6uxPS4pbqVWmqFxjSeugz5l8R0RLiXUAGT2fj2zUunoS4h2yU+KH+WVM6BFLcNj2 KfVrCyqyewuJ9kozFvKHLPEq1G5X1WsC9gsbePs1DyUCd6cUdhMAT2TSqZ9WvIMd CqQRz4AdmTDyuifcRGFl0k1yxXbZGn2Io/dz/fa/ttsW4K8NK9dd84U4OXLQ+LV3 VFmSQ0kR/epfWJXvsS+fHjAAhP9TjxYG2YJnHxUeC/TtEQLck9Eptyq9bocWrkoi 39ZhBg== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d53eqmj86-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 27 Mar 2026 10:08:46 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2aed1beaa73so27645785ad.2 for ; Fri, 27 Mar 2026 03:08:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774606125; x=1775210925; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=7P6zhpcLFC6aPfvZXVad/0Nrsu/6r+qZ2S++aXiCT/I=; b=CKLN3CXJJFGmiF0hjYN+8doknGFRmnNZXCySqdZkvjP7GqU5grOJTMcvTUN4UBQOPu XdqBb/mbM77RZ66FPewJqrNWv4khQbkbNw6dDa7B23HWW67l4Yk9kd5rCfavK/V9tWan Bu8kL6PdWUxhkcllBxDu77vSg+ZYq03a+FnIZgQVueg45oCqFnz0/gEAoIJDjYj6WM2E XZz0ZJufFWJ5xK0x8NY64OFl5TSbVsa1IvADoTopgo8PWolz6mv18Nom68Sr1gXMf5lP vovJ1j2qxL+Dlm1sgZQOzbI6yhxDjmZRoapA+rWOfJb/IpMC3ggY2cizUYJUNSwhr7th D4CQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774606125; x=1775210925; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=7P6zhpcLFC6aPfvZXVad/0Nrsu/6r+qZ2S++aXiCT/I=; b=RujdWKYLCz/oZsJhEQ+WJ15Fr/5G47H/OTTZrTqxag5RBSINuEIHoSGt0Epde/sYnF zNXmBdAVXnqZrhYUqCYQeHeUJFJ+wbxdAFdDJ5FAcouqMWr1/+MNCYavFjU6TibMms1E tFh8jAlysuYTq8b9cEySOd5Pws6Le9prAhEFSyWjlOwgskr0PF9HpWw2pToRhmg0Y0xj Gk+SBaFCjDaN6m6TEVzV2y7g/Ii2iDieDFMh8i5SC7OaWVPTeuqgdoyXt3uuLCoGHnNn qPY+hWPlAMFgeL7DWzdc5spnF6tAKLAhN9Nvl2nfmmJm1d8MkQCgfbZWMJ5LhOphoDGO EU5A== X-Forwarded-Encrypted: i=1; AJvYcCWXWq0DaZTbDXw5UMWuhSG9pD05RwXOX8CtOrupftk74rxtxOC6XkKvXAQOfu6kMJhpiJfWWVtzFSkkxKc=@vger.kernel.org X-Gm-Message-State: AOJu0YwpQHbnMrd2+XQQUpar682WECE3u4PTQMZLxjYfHLGwQ1V8opV5 wQfZ3pTC6jWIN+YtAD7b0QgnJPe3mNO/lI9pmgLK/vWslwYo9gBwkfCzY+ehi6buoGspFCeCsam QwQGKfLG95lzu6E3HjPy292VNlQg3mKFObBstsNHrtn5kFZEnYKD2h9akkYW9kUy6Dk8= X-Gm-Gg: ATEYQzy9Ia0vzTiA20Hv2JMCIJU7vN5YY/AVQ/9f1kU/hAaxdzuqkQMMVoWakejQ6lH klvmkvP05Z4J1ReoxhLqZQBliLFfyNRKLAX5Uy8WkDkdG/CBQQKxW1uNc/+QATiymAhbWR0hRwl 1eHFIoB3fNTjN4njC6JRClWcQU4NNuMyA2tq6/TBUVtcGhEsIYYixLwciiK0Z6oSnIz/Ou2q9Mi NXmpOVSafMTVoF1Q+Aokit0TJMxWkKdGdRvUhWsIp8a6EGopVfR3RyW2Q4GO/UocE6vHVulNeWJ r0R3j4ix1zwzwdV3IT7vxJyBjDED4cHbC1R/U610UUkEk2iVVXxU/18fMWNieFn3LmA9UOMf+Mf 2uKKdZt2H9x244f0WnvXMLTwRz/Z9djYSEftLK0lVHcQFEJXPsrYibL/E6iOHcoXT4WP8X6nnMD I9gidoRg8VbCWGOo4YLdQQxlh3Zn4RLt0GZg== X-Received: by 2002:a17:902:f650:b0:2b0:65e8:4041 with SMTP id d9443c01a7336-2b0cdcb73e2mr21795775ad.36.1774606125277; Fri, 27 Mar 2026 03:08:45 -0700 (PDT) X-Received: by 2002:a17:902:f650:b0:2b0:65e8:4041 with SMTP id d9443c01a7336-2b0cdcb73e2mr21794805ad.36.1774606124738; Fri, 27 Mar 2026 03:08:44 -0700 (PDT) Received: from hu-ajainp-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b0bc786b7fsm74465675ad.20.2026.03.27.03.08.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Mar 2026 03:08:44 -0700 (PDT) From: Anvesh Jain P Date: Fri, 27 Mar 2026 15:38:17 +0530 Subject: [PATCH v7 4/5] arm64: dts: qcom: x1-crd: Add Embedded controller node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260327-add-driver-for-ec-v7-4-7684c915e42c@oss.qualcomm.com> References: <20260327-add-driver-for-ec-v7-0-7684c915e42c@oss.qualcomm.com> In-Reply-To: <20260327-add-driver-for-ec-v7-0-7684c915e42c@oss.qualcomm.com> To: Sibi Sankar , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Hans de Goede , =?utf-8?q?Ilpo_J=C3=A4rvinen?= , Bryan O'Donoghue , Bjorn Andersson , Konrad Dybcio , Randy Dunlap Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, platform-driver-x86@vger.kernel.org, Anvesh Jain P , Dmitry Baryshkov , Konrad Dybcio , Abel Vesa X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774606096; l=1504; i=anvesh.p@oss.qualcomm.com; s=20260313; h=from:subject:message-id; bh=pXx3AWCW1rDtKny9OmTAQa5CSZy7BRS7KSH0ZkBzrwE=; b=Fgof54/yHZmx9D9yhtZ8gNlARnkAkDOMYZ0K7Xn9LVlywkbmqZO2RpZIW2JpXwz6ZZT8Fcdnu 5B1ogQt6MyEA2N9bMsC3KbiGn9ZRUUZyO0ohwVfNav07fssLsFav5ul X-Developer-Key: i=anvesh.p@oss.qualcomm.com; a=ed25519; pk=8o9EG7gkPe2Er9y9UVCx8MTdcFCwU8Pa54hBZPuduXE= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI3MDA3NCBTYWx0ZWRfX4bMeH8NvOCfV dYVU8cIbothWYBlrEvkhB7IMP9q+g05G0YOtDOr3g3HXpywfSr6wNum5EHsei708uPyzqwMWO/C 37hPx/sv6DhSRAkTOWl+FlIYrduChUpPGUbMLiaOEtZEhP7VAbnkWRvHaN/ExI7IlQ52FFKGrqs D7vzv348XMnEfe1Lbyfxlpwo+mrHs4vAI9yM1OqKwufyS6ZXRklYPHYLeRhPidEnqUJTJTgKwiO gFOfCCNdyDspFa3MQJvXkYu5AyLD2NvGUoWDyx2K7dNtDEFsJVnJ5yhHy0joDm/YiNcWZZE3jrS 8KNaegrBKW+8gNAvlECK+78LwopnulTFlkAKPL00stTVlAYGQ9TGCFUYEDWRjR8lfaUMOEPGyXf mZBArKHCjALVYg15hlX2qVpeTnr8s49kn5NuGxSU40/2gIPFJBBLb4rf+b/8KW0N6FrPahZ9xDt D61dZNjbbuo8zZBAv+w== X-Proofpoint-GUID: QukHaIxBJ6R7rqNiqUTkoncfUQLfczzw X-Authority-Analysis: v=2.4 cv=S4bUAYsP c=1 sm=1 tr=0 ts=69c6572e cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=gaXMZf0GDK_To7W6ZIUA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-ORIG-GUID: QukHaIxBJ6R7rqNiqUTkoncfUQLfczzw X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-26_04,2026-03-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 lowpriorityscore=0 bulkscore=0 phishscore=0 spamscore=0 impostorscore=0 clxscore=1015 adultscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603270074 From: Sibi Sankar Add embedded controller node for Hamoa/Purwa CRDs which adds fan control, temperature sensors, access to EC internal state changes and suspend entry/exit notifications to the EC. Signed-off-by: Sibi Sankar Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio Reviewed-by: Abel Vesa Co-developed-by: Anvesh Jain P Signed-off-by: Anvesh Jain P --- arch/arm64/boot/dts/qcom/x1-crd.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1-crd.dtsi b/arch/arm64/boot/dts/qco= m/x1-crd.dtsi index 485dcd946757..1184169f49cc 100644 --- a/arch/arm64/boot/dts/qcom/x1-crd.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-crd.dtsi @@ -1074,6 +1074,16 @@ eusb6_repeater: redriver@4f { =20 #phy-cells =3D <0>; }; + + embedded-controller@76 { + compatible =3D "qcom,hamoa-crd-ec"; + reg =3D <0x76>; + + interrupts-extended =3D <&tlmm 66 IRQ_TYPE_EDGE_FALLING>; + + pinctrl-0 =3D <&ec_int_n_default>; + pinctrl-names =3D "default"; + }; }; =20 &i2c7 { @@ -1517,6 +1527,12 @@ &tlmm { <44 4>, /* SPI (TPM) */ <238 1>; /* UFS Reset */ =20 + ec_int_n_default: ec-int-n-state { + pins =3D "gpio66"; + function =3D "gpio"; + bias-disable; + }; + edp_reg_en: edp-reg-en-state { pins =3D "gpio70"; function =3D "gpio"; --=20 2.34.1 From nobody Thu Apr 2 17:23:43 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 686523BF688 for ; Fri, 27 Mar 2026 10:08:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774606133; cv=none; b=KW6chiFippmaH6O7kAKD83/iuCn866SNp2zQTe8EfZjvtL1n8kOW0X3fiA0kjrNTFDSx14VNaTlbw5jTbGiWvisAIJHHl9Hj3zWYWxOBUvKbgEfCZ5kiSgns9K/GMMxF2DxwQdOPPxYsHtopXSMEzRo99eyK58pYDUH4aLSOEmg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774606133; c=relaxed/simple; bh=+E4tZfMlel36uwMhdXbJ+b8CyJSQUpcuObNpX2cZjj0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lnhTSB7yzqAkDjESv4zNRA382eIFaV89OesYbmGuque5Ay8ZcUIq7UEdTwbjVHUFTsZw81YZsm3XfmcuD4esHn56eYg+sW6qtex8CAtxkJuo3HK7MyPhvV0xVyapsalEm3vMIilumGNTc8uHF/T7E11VQ66FKffCqFyjnbhGlF4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bzGjBRzP; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=kAMOkV0g; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bzGjBRzP"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="kAMOkV0g" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62R6ws1b2845988 for ; Fri, 27 Mar 2026 10:08:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= XReiQn22kMCzGHeyxP3PcAro8SFN43+wajCGNcXyMl8=; b=bzGjBRzPKq0WeUgR 4coIioMmDv/v0MxlXMxV0cWX9PJnL3zwpvBOE8Ax7zc6qu2FyDNOFxeX2AUqjgbK +7+HPB1TtbBn7OpAzP7jKJyAMNTNEtGukEDpe4fb5TyAHlKXY9lweoZUDne/E3Mh 0wX81ZZDCU9jyZ0VeQodPJL749tf+OuwMaCdRecumRoA/gvX9TkylqKcY9HEpbUl FMVBSse5uNRw6BtQLiRWdzwC0J9ZZGcokVgoYKcEKn0o/H92lB6Z+wlB7N8b3XY0 pdor+ZZO4uBJX4qxHNqth8wUcN8BR4w7SfZ87CJ7Nw+Y5MDbPjaOB+dCNCXZtW7O 2znv/g== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d53eqmj8t-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 27 Mar 2026 10:08:51 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2b23c358dbdso526445ad.3 for ; Fri, 27 Mar 2026 03:08:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774606131; x=1775210931; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=XReiQn22kMCzGHeyxP3PcAro8SFN43+wajCGNcXyMl8=; b=kAMOkV0gTlrmNfGnJl8u1fueNFLrxV7Znh6twiWeYMrc1bffgj7/rBAzzQr2iZ+T07 yHXRcVNnDR4HTszjRs+SFyzKAaVFXqqqgoXGbBdjacE44A0NteGpjFQuqe5gKkeRp+nL zIAUyAB20CTxr1FGkNrFRnJUoU0h38MMafBkK7bupI0hJqxRxJiq1fxMGIgSm3t4Q7l3 4bdYa9uNrFeWl9napLYM2XMVygF+6HcehHilo8Fva2kcb7A3k4A/qQ/H85Z8MDRFxqey DPCMIgG/lljMBcvWntq7rU48ygVFnqBhHC0OVQasXn1xNtFT1CPQiif0csJxTZuuAqLv UFwQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774606131; x=1775210931; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=XReiQn22kMCzGHeyxP3PcAro8SFN43+wajCGNcXyMl8=; b=mXAo3bga5DLKNiWQJ4GcxjjohOenK2hYOLzJMrlDnkKsSVVDDmWYMEzGsgFfSJyUxc IDPQW9ghjtsBg6RiptK6ZBvGhv6AJjJmKmg5yI0bYILix5ibuvEHZhMAkOmt6iQEepjo EGCe2AjffFJ++VS0lFEMgM4u0U0uu2QvkXR9P4C4/NrlwbfGp7+lzbmsl1Qzj8nBV+pH 00TTwM+as1QAPeyZSAHsDpu2qRqgDZrfshPMYpPp3PRC2e8kIFS11gs+cWQeNRxhqDic N/EMUbOao6niniUl0Iinu2yHsCOWBM1QYmiFyHyl1ZVH0QznwiXITeqAchJHZvknNrPj k6Ag== X-Forwarded-Encrypted: i=1; AJvYcCXhwfE/ek051ubYvGXZ+CpTdcV701SlYbkKvGQD14g7HwB5zorPAsjdZnY9QogA2fKm7ymSw0xpmL1EpaI=@vger.kernel.org X-Gm-Message-State: AOJu0YzmM0pM29A/6moQyrKliBcH9Rs35wwQ11xAJyLzn5XarUbJMfh3 dnONtnG7pbyI1B6EEHnfUKZVOfKMs3rkE/dcnZXsJ+GTRFDJy13lnT+qzZDExQLJYaeKRPlgEBB Ei7dzrCNJKmGBUZRZXd6NDhuDg3sirgrXS89nDWzaZyqF9tpCqFeuGYgfXl7ImLfAgeJqpLHb36 A= X-Gm-Gg: ATEYQzzSgPg24UiY5H0pt37TdOpt7qLOHGPQSOq2ZU/OM8j5AWQg7fkShyYXjeQfiT+ LDrU+2OIBMXXrQkZVtWxt+fIZBRAmVVtDxRfF2p63A8qDjk2Xh09pJJTOFgcgxiAAXpXhN9xbvc SmFSaSSH+3MsYubmJgjCQ0xFo/lTIZ00Q1sR3sVh7ITR/KJWvPD/xJ8Sb7kraesr2+5vyffuaNy h+Ccs51Svh7DlEo7d7LODl+M582gyfkh+iTlh5YaUg6tWeOl9wCuSW41HRcZe8dEXn+Xu/VJbxw mkdTeBTiKuE8jtD9tyf2iRESvtITwwfzF93C68fk7vRxVd6wu7IEB7lJB3n8lR5O5T3Ir+DCnjk 7yQ6uOJCZyQbYuJGZRp9gH5NTYf/lZzHnbryK9c/oLOAp6WxouubTf98aVEyFkOi9Sl/VJqTh39 SyPiMEw7rnDIGRf6S8n+J97T5oLEXoIlePlA== X-Received: by 2002:a17:903:1450:b0:2b0:5626:f75d with SMTP id d9443c01a7336-2b0cdcb7d29mr22984215ad.26.1774606130759; Fri, 27 Mar 2026 03:08:50 -0700 (PDT) X-Received: by 2002:a17:903:1450:b0:2b0:5626:f75d with SMTP id d9443c01a7336-2b0cdcb7d29mr22983985ad.26.1774606130299; Fri, 27 Mar 2026 03:08:50 -0700 (PDT) Received: from hu-ajainp-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b0bc786b7fsm74465675ad.20.2026.03.27.03.08.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Mar 2026 03:08:49 -0700 (PDT) From: Anvesh Jain P Date: Fri, 27 Mar 2026 15:38:18 +0530 Subject: [PATCH v7 5/5] arm64: dts: qcom: hamoa-iot-evk: Add Embedded controller node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260327-add-driver-for-ec-v7-5-7684c915e42c@oss.qualcomm.com> References: <20260327-add-driver-for-ec-v7-0-7684c915e42c@oss.qualcomm.com> In-Reply-To: <20260327-add-driver-for-ec-v7-0-7684c915e42c@oss.qualcomm.com> To: Sibi Sankar , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Hans de Goede , =?utf-8?q?Ilpo_J=C3=A4rvinen?= , Bryan O'Donoghue , Bjorn Andersson , Konrad Dybcio , Randy Dunlap Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, platform-driver-x86@vger.kernel.org, Anvesh Jain P , Dmitry Baryshkov , Konrad Dybcio , Gaurav Kohli X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774606096; l=1627; i=anvesh.p@oss.qualcomm.com; s=20260313; h=from:subject:message-id; bh=v3xhy4TAVQzMuukJtx0ZPXFz4/C8vTU0vk3Dukc5Tss=; b=Avf6Q2NxGSEHZm3OYNgznndDtNW26jckaDRb8PQjiSW0DrZKPl8yWhVikJmF+aj2DdUGI0r5f HNq/X0qPYKkBW9ZdVsEit65pTkYPotbzgRlRbXqqjTIz2YiXrAVwNsi X-Developer-Key: i=anvesh.p@oss.qualcomm.com; a=ed25519; pk=8o9EG7gkPe2Er9y9UVCx8MTdcFCwU8Pa54hBZPuduXE= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI3MDA3NCBTYWx0ZWRfXyO2IeqweZim8 bHXWSn5kwypt5/mGMBT8ApGaW9qQqp9Rhiw5A17ERK80yd5POii7WGrIdKU8gi/u8JmL3prIhJi LzE2vX+490VSNcAYAK8BFIf2e0nW8xEvCXjAxMWPw/38jsoX9c1GWTLttecoykwDEYllxNg7RJl /exc5qqN70Mcc25zTuPztfXxwavUjryB6THpznOV7j1nwYsI5fWCjl14VKFJNzxQZPgN2SDtGco jxz8Ja/ThtogV6fFslFNcTZ23qf5vZWnmGvXzazb0p07k7ud4LId71bLWQiQn5ud9GUqXjkWzbs FTn0zPA+2bo/Zm+V8/HeMURjMJnz/jrkvxWCS0ZpeiSIivKNBTQla93CNN4zsx8HjpnH/D1Hco6 1oWQ/rG7ueSkJ70ibC4M5dHsOjWvcSNQldmbWIu+c3cT+udVEtt8EVLto7I7eu/RL9Tx5rjtN+y NgITHS5xshxYfYrBz+Q== X-Proofpoint-GUID: K9ZrhTUmrfp3fXOwARr-sKIl2C0HimeB X-Authority-Analysis: v=2.4 cv=S4bUAYsP c=1 sm=1 tr=0 ts=69c65733 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=um1wo07bdbQtbc5qrgwA:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-ORIG-GUID: K9ZrhTUmrfp3fXOwARr-sKIl2C0HimeB X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-26_04,2026-03-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 lowpriorityscore=0 bulkscore=0 phishscore=0 spamscore=0 impostorscore=0 clxscore=1015 adultscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603270074 From: Sibi Sankar Add embedded controller node for Hamoa IOT EVK boards which adds fan control, temperature sensors, access to EC internal state changes and suspend entry/exit notifications to the EC. Signed-off-by: Sibi Sankar Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio Reviewed-by: Gaurav Kohli Tested-by: Gaurav Kohli Co-developed-by: Anvesh Jain P Signed-off-by: Anvesh Jain P --- arch/arm64/boot/dts/qcom/hamoa-iot-evk.dts | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/hamoa-iot-evk.dts b/arch/arm64/boot/d= ts/qcom/hamoa-iot-evk.dts index 460f27dcd6f6..a0d2ccf931ec 100644 --- a/arch/arm64/boot/dts/qcom/hamoa-iot-evk.dts +++ b/arch/arm64/boot/dts/qcom/hamoa-iot-evk.dts @@ -831,6 +831,16 @@ eusb6_repeater: redriver@4f { pinctrl-0 =3D <&eusb6_reset_n>; pinctrl-names =3D "default"; }; + + embedded-controller@76 { + compatible =3D "qcom,hamoa-iot-evk-ec", "qcom,hamoa-crd-ec"; + reg =3D <0x76>; + + interrupts-extended =3D <&tlmm 66 IRQ_TYPE_EDGE_FALLING>; + + pinctrl-0 =3D <&ec_int_n_default>; + pinctrl-names =3D "default"; + }; }; =20 &i2c7 { @@ -1320,6 +1330,12 @@ right_tweeter: speaker@0,1 { }; =20 &tlmm { + ec_int_n_default: ec-int-n-state { + pins =3D "gpio66"; + function =3D "gpio"; + bias-disable; + }; + edp_reg_en: edp-reg-en-state { pins =3D "gpio70"; function =3D "gpio"; --=20 2.34.1