From nobody Thu Apr 2 20:09:07 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3847A24503F for ; Fri, 27 Mar 2026 00:16:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774570569; cv=none; b=M0D3F3ZvG272dZN57WQGd0ggDIlq8HNsDN85VWfzYwVt67d37dQKz4HPY34vD97z4IgdUbd6fa2byH1P6tFTG4Ycb5w5OYOdyiTlRcapltfIPRSfLqF6GruJ1NUz0scUf2QSPdByDaLe4QHj9tUpe9lfSxSu3HUaAr4DA+3DPuQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774570569; c=relaxed/simple; bh=xUiKo1yj6GLcQVb+vkBst3BMjf309OP8s++yQjsuSJc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=IVub8zx7idV/sDUp6aBJsjjgmv9D/Xs0td4MT4REY19GEbA9D9UGYrSgtSlaDw+MYOjM7w/9aVUQbvlcc1BhGV3GpOtZdWJMwPkw8smKhMDXgzWjkCQERibEO7Q4SdqIqyjbOnACOtOT+DErsls/fsGhk6oM0MT7mS0/+gRk71A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=clUJcUTL; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=RUrv4HLV; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="clUJcUTL"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="RUrv4HLV" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62QI5BXB1476167 for ; Fri, 27 Mar 2026 00:16:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= lVL5O2LZPIVIF6OfH5Vaje2elHwGIQmYJFJtw0KLdVs=; b=clUJcUTLTopvimJY Xbuqk1f0yrXUvhwAwNjBilwmUVju4lgaZpx044P6oAgEHZGlSKJjJQeyo/rZBBX0 W92nCsGgS9YPMlgD18ezRg+rn+0pKA1svpwT1RXdwjeWa1ryCamUWm75ApwbVdKK 9yy2CLcx5eceQmD0VErNgp9NdLe81xwqW2mr2/HueuC7jhnABhM7OyrWkEluWUXu c73XKE/t8CFuiod3U0VyNV/sBmJ/SZK9+KVKu7G6V3gvU6zcb9qFNwf+nsiqPDS2 47EyEaW2EaCMzxbCPUPbfpZC2QJNkFnPC0Jn5iYU+TfAst37wrMq0onSm9VyuWCm wsgaeg== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d59s410vw-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 27 Mar 2026 00:16:07 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-35bea322389so1798095a91.1 for ; Thu, 26 Mar 2026 17:16:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774570566; x=1775175366; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=lVL5O2LZPIVIF6OfH5Vaje2elHwGIQmYJFJtw0KLdVs=; b=RUrv4HLVbxRb1hH2d7Ws5BcczCgqX+nFaajh0yE8kxhlrhQMe+dMTEqDpJKereSYF6 YdSlHxi4YlWIes59YYRsIVY89yRdMysIdtikm/8oCXI/JF3T4ri40s/+mZT/FcwZhy5F NM/U4tlLBbC3OmhFFQ1tsplRsFiDU96x6MDY9VAaJj4fl92vIlA6sCgOTUZXmr3m26Zv E4/BXTBG5d4rGOg6hCtEJDJG3NK8AXQTu7XA/Ku6S/Ol9A9Zp22A/TA3ac0eJzC+R6Cy C6rV4cvvWuBNZQnicNfDeULu5h1fVavSAmz3VVDHhRRH+U+AWqTlFmtfbJi52/vq1e9q 2xsg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774570566; x=1775175366; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=lVL5O2LZPIVIF6OfH5Vaje2elHwGIQmYJFJtw0KLdVs=; b=ShdXKEJifhnIhO7Ojg+9zT9brn+ucHMFUHocthmjSBOiG5QOSSJy3Ae795IiTrlSsJ iWkEhPMGiVTNe5OFI8yIgu51LzZ/5Dm4v1Sxk4EOXFBv62kE0M8oSpPrWym4zggheaM9 G7kv+YAlx3qS67BAgAKrXIFhkXWCduiXNTIZqbaissXH+w2GoL9q5QlaP2X7DwOibo/t eH0x1vDdSBq2jcGvNa0+VaZGtC9uScsjf5tnePd9f8ik1aIwoPpOaKSouv1qcVFMHVuf 0CS3xiINZL8c0Eb/0mKXlI6uOwYgg24Tx22mz2yXpGkyYdAtGvI306wauXg13JyZzge2 XVAA== X-Forwarded-Encrypted: i=1; AJvYcCUbyR6xbyOvzMGj4m/7AfT6chZYe8b567zJNh/SRp5K51/Dg+gOkZsfw4OYNUmT3CyECD21h8JHMzhUBEI=@vger.kernel.org X-Gm-Message-State: AOJu0YwkGf7DozAB2FKTkAsqAbCihcDum8X/Al93e7hyo0QWe7KT+YhH 1MeYUGpS2mRd8MZPLlobJ4aSHqDbOqUHhXwye48OJz82SFrvRKSMQG4TY2h//DZb9usTTiZFeIL H6ihJ89oaHthQq9xDks42yQl5t3o7RYMmedaiZ/hVk3lU9eS566skt+54tvvaQg2jEp1azgaVF7 U= X-Gm-Gg: ATEYQzyNuv8VuQfwC0OnJr0bEPbpOkF3pRosguQRZe1ENjwSmSbkqQNbP0lqD6P21P0 XD3SLzgcBAWIjW9YImdxsT3lwXnZk5KFQhGJjcBRI/Yad/n8XgPHXR1LVxvmnRFJsP9734a4Lxc Ojuikp58jIes7y6inqLzwF1FRjPWfj9PbQtmq4RhpV69PKLxHznQ/+D7d+iuEKuhJpeKgNEg/FB wOnfRBFoGqXUAnPJpXZ3ylApWfy7vthGYXEvpwS3QPIeg4+12/6IvezEN7LQzLa8EzmuXtgv2Rj xm9J25teZtWA4UO68cA3AZ6AYPPNC5VUutYy/e9MQa1LnbA0Cn/GK/kBbqcd8872lXLlUPmyGiN j6i89Wmav5uYr7x3OcN/x75evAw8yiUuxgO2NjUFfhqhg8w== X-Received: by 2002:a17:90b:4e88:b0:35b:a7be:ae47 with SMTP id 98e67ed59e1d1-35c30056d6dmr521798a91.21.1774570566140; Thu, 26 Mar 2026 17:16:06 -0700 (PDT) X-Received: by 2002:a17:90b:4e88:b0:35b:a7be:ae47 with SMTP id 98e67ed59e1d1-35c30056d6dmr521763a91.21.1774570565662; Thu, 26 Mar 2026 17:16:05 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-35c2ec799eesm163155a91.10.2026.03.26.17.16.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Mar 2026 17:16:05 -0700 (PDT) From: Akhil P Oommen Date: Fri, 27 Mar 2026 05:44:05 +0530 Subject: [PATCH v2 16/17] drm/msm/a6xx: Enable Preemption on X2-85 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260327-a8xx-gpu-batch2-v2-16-2b53c38d2101@oss.qualcomm.com> References: <20260327-a8xx-gpu-batch2-v2-0-2b53c38d2101@oss.qualcomm.com> In-Reply-To: <20260327-a8xx-gpu-batch2-v2-0-2b53c38d2101@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Antonino Maniscalco , Connor Abbott , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Akhil P Oommen X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774570466; l=3858; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=xUiKo1yj6GLcQVb+vkBst3BMjf309OP8s++yQjsuSJc=; b=VGy3ovjLVxccFdwgAKShQlB70TPJ3faffqhe/O4EVAuzQXrS+/wdXj5Qom5AcgEa5rUPWaX38 +4BX/07VUtdDlDBAYFKTGFAhrn9s7RX25l8fbllD2NK/DW0Dmzbxmz2 X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Proofpoint-ORIG-GUID: H2mvlN2jKVFgngNVPaDE7Yq5VLttguTE X-Proofpoint-GUID: H2mvlN2jKVFgngNVPaDE7Yq5VLttguTE X-Authority-Analysis: v=2.4 cv=CoGys34D c=1 sm=1 tr=0 ts=69c5cc47 cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=PN0yGgm3WGXANvjD27MA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI3MDAwMCBTYWx0ZWRfX2PjDUYs6hvih wKVpSJtMqxOQr3y59W1Tbqi6pRQwUVbEIcyBNTSicQHai140HfYngVLoLy1oO8qizhsypqjRnAB S/hhZ4BZtrTD3Yrf4S3ft2V36vd71ViUfMeSF1/AJEEd9hq4JALpRUAQab/prxJD5Gm8vnPWEm/ u1PllDbn6IVjTDcX3HrINTBzNDp1T1Jlv9A4uafr+nJFJvbQjuwyKiPIHocPEqzqdQS9Q6KIYnq U5ePiTrmIZpFZhQw191k3vbMCHEjoe2iSfryImlN5haejpzGPJsklGLFvV5v+zVuuxk9jkga98n bRZ3WMPTkMx7hepOMw3bT/kNM/MePP4UVt0a9PKdpogy7VCy00pGyNkCk2Aa2uEGSCaEyNt6L7h h21alxXiwvtXW1gtkLjRefNFNUPI9HJ3guTBTTrxyvVwy3Rm/vWQs3XCJZuYxgRkwFVpeyFaXDa AVDVx59lcuDTdckZyIg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-26_04,2026-03-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 suspectscore=0 malwarescore=0 clxscore=1015 lowpriorityscore=0 bulkscore=0 priorityscore=1501 impostorscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603270000 Add the save-restore register lists and set the necessary quirk flags in the catalog to enable the Preemption feature on Adreno X2-85 GPU. Signed-off-by: Akhil P Oommen --- drivers/gpu/drm/msm/adreno/a6xx_catalog.c | 42 +++++++++++++++++++++++++++= ++++ 1 file changed, 42 insertions(+) diff --git a/drivers/gpu/drm/msm/adreno/a6xx_catalog.c b/drivers/gpu/drm/ms= m/adreno/a6xx_catalog.c index 21f5a685196b..550ff3a9b82e 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_catalog.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_catalog.c @@ -1761,6 +1761,44 @@ static const u32 x285_protect_regs[] =3D { =20 DECLARE_ADRENO_PROTECT(x285_protect, 15); =20 +static const struct adreno_reglist_pipe x285_dyn_pwrup_reglist_regs[] =3D { + { REG_A8XX_GRAS_TSEFE_DBG_ECO_CNTL, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_GRAS_NC_MODE_CNTL, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_GRAS_DBG_ECO_CNTL, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A6XX_PC_AUTO_VERTEX_STRIDE, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_PC_CHICKEN_BITS_1, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_PC_CHICKEN_BITS_2, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_PC_CHICKEN_BITS_3, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_PC_CHICKEN_BITS_4, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_PC_CONTEXT_SWITCH_STABILIZE_CNTL_1, 0, BIT(PIPE_BV) | BIT(PIPE= _BR) }, + { REG_A8XX_PC_VIS_STREAM_CNTL, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A7XX_RB_CCU_CNTL, 0, BIT(PIPE_BR) }, + { REG_A7XX_RB_CCU_DBG_ECO_CNTL, 0, BIT(PIPE_BR)}, + { REG_A8XX_RB_CCU_NC_MODE_CNTL, 0, BIT(PIPE_BR) }, + { REG_A8XX_RB_CMP_NC_MODE_CNTL, 0, BIT(PIPE_BR) }, + { REG_A6XX_RB_RBP_CNTL, 0, BIT(PIPE_BR) }, + { REG_A8XX_RB_RESOLVE_PREFETCH_CNTL, 0, BIT(PIPE_BR) }, + { REG_A8XX_RB_CMP_DBG_ECO_CNTL, 0, BIT(PIPE_BR) }, + { REG_A7XX_VFD_DBG_ECO_CNTL, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_VFD_CB_BV_THRESHOLD, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_VFD_CB_BR_THRESHOLD, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_VFD_CB_BUSY_REQ_CNT, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_VFD_CB_LP_REQ_CNT, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_VPC_FLATSHADE_MODE_CNTL, 0, BIT(PIPE_BV) | BIT(PIPE_BR) }, + { REG_A8XX_CP_HW_FAULT_STATUS_MASK_PIPE, 0, BIT(PIPE_BR) | + BIT(PIPE_BV) | BIT(PIPE_LPAC) | BIT(PIPE_AQE0) | + BIT(PIPE_AQE1) | BIT(PIPE_DDE_BR) | BIT(PIPE_DDE_BV) }, + { REG_A8XX_CP_INTERRUPT_STATUS_MASK_PIPE, 0, BIT(PIPE_BR) | + BIT(PIPE_BV) | BIT(PIPE_LPAC) | BIT(PIPE_AQE0) | + BIT(PIPE_AQE1) | BIT(PIPE_DDE_BR) | BIT(PIPE_DDE_BV) }, + { REG_A8XX_CP_PROTECT_CNTL_PIPE, 0, BIT(PIPE_BR) | BIT(PIPE_BV) | BIT(PIP= E_LPAC)}, + { REG_A8XX_CP_PROTECT_PIPE(15), 0, BIT(PIPE_BR) | BIT(PIPE_BV) | BIT(PIPE= _LPAC) }, + { REG_A8XX_RB_GC_GMEM_PROTECT, 0, BIT(PIPE_BR) }, + { REG_A8XX_RB_LPAC_GMEM_PROTECT, 0, BIT(PIPE_BR) }, + { REG_A6XX_RB_CONTEXT_SWITCH_GMEM_SAVE_RESTORE_ENABLE, 0, BIT(PIPE_BR) }, +}; +DECLARE_ADRENO_REGLIST_PIPE_LIST(x285_dyn_pwrup_reglist); + static const struct adreno_reglist_pipe a840_nonctxt_regs[] =3D { { REG_A8XX_CP_SMMU_STREAM_ID_LPAC, 0x00000101, BIT(PIPE_NONE) }, { REG_A8XX_GRAS_DBG_ECO_CNTL, 0x00000800, BIT(PIPE_BV) | BIT(PIPE_BR) }, @@ -2082,11 +2120,15 @@ static const struct adreno_info a8xx_gpus[] =3D { .inactive_period =3D DRM_MSM_INACTIVE_PERIOD, .quirks =3D ADRENO_QUIRK_HAS_CACHED_COHERENT | ADRENO_QUIRK_HAS_HW_APRIV | + ADRENO_QUIRK_PREEMPTION | ADRENO_QUIRK_SOFTFUSE, .funcs =3D &a8xx_gpu_funcs, .a6xx =3D &(const struct a6xx_info) { .protect =3D &x285_protect, .nonctxt_reglist =3D x285_nonctxt_regs, + .pwrup_reglist =3D &a840_pwrup_reglist, + .dyn_pwrup_reglist =3D &x285_dyn_pwrup_reglist, + .ifpc_reglist =3D &a840_ifpc_reglist, .gbif_cx =3D a840_gbif, .max_slices =3D 4, .gmu_chipid =3D 0x8010100, --=20 2.51.0