From nobody Thu Apr 2 20:09:07 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BE73B1F9F7A for ; Fri, 27 Mar 2026 00:15:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774570535; cv=none; b=DhAUt7o5cGXljd1fISEvCdr0jID5UjDndVrDSRm/+qwwoVWyXMm2cDCUQCFD15yfBssPUm2RLLtAMuKsXKUNZBLohCwdNXTa8QK7NU60jKRRVvzq6XiabSgjIvrQrlUloa8vLqerPbGOXN+TSfEl+xa2VuvMZymbETU22b4kdzg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774570535; c=relaxed/simple; bh=JC2wxvFzu+YVvl5T0xRJcUHR8veH92d6X32XhMscyIE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ssg575gO7FgQrTFAqSKfrqlLzf1QuGUspDKR+hQwuttn+zfhBJYMoQjriCt2eXzjH38cP6iUhk9xc7QgenpUquLlFi8QjxGmkSh12Pmn2ObABtorEeIpE2DuS98q9s0UNLRLANEL21EhqTdJ49bfQt9l2bGFSwihKyrsc6vjIbk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ccs3gzHv; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=EC2iIibt; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ccs3gzHv"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="EC2iIibt" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62QF9f0Y3898192 for ; Fri, 27 Mar 2026 00:15:32 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= YUhadNcE6d+rm8/73vxtaIMsY1zh3Qjnoy8Bpem4KcU=; b=ccs3gzHv8EVZASao xURN9WiI+9xTCT+fNNvWRzXcv0Ra4gLEIsPUYTCOF0I4MbWYxR2Lxc4kIBj/T38C T9JPhNOa0cGkRQ0+69TcPTWSa5hXqqPgXDSVTQ4EdyjVOOVrL3mCN9TbnouQ7cGT Mqg4eyKzhzy/+xPDsXNeqW+/mxru+W/zGl5wrI91FxVr9z+RNsSLUrbNJOCwlgs9 49SbEJSzSfmuTXVZVDI7fWKh/PvPLoieHHszYiyzYG4IuWzGGclhvB0DYBm+1LCl ZqKJaIsFaJYeZOvOkXpmJ5X/RpCLGqCHmL9uigN/u4qqKeeD+Xyg4kNMUx98kRVB 2TnpKA== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d50kgb8b1-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 27 Mar 2026 00:15:32 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2aec07e8aafso10745275ad.1 for ; Thu, 26 Mar 2026 17:15:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774570531; x=1775175331; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=YUhadNcE6d+rm8/73vxtaIMsY1zh3Qjnoy8Bpem4KcU=; b=EC2iIibtxbK96JMu3C/C+kzHkkFLmAEfqGIVtLjq1tgs7wEIb5DVrBho2Ei+bn/KlO Zrr6HXsyN/dS9l7j2XTeAp0mNL/jwctgxlTGnAQUbORvO8PACJzreIMkoi8BJYFCKPIV 4ZVrqh9SCvR5VOBQWZ5xrllJMScSaC2ZqLjA6x96GwlgF+ayZMXFk3BWuQJl7yYGunsO /9Y3UKi727SEEVHgVMz8Cd31yWe1HS8dwP0nlXTePddE4xFbT80iFHFE4TEWMxUsARQ4 gwNCOUna0Hjup+wsD7Y+hTSZ4Rk6rwJQeLX8EgeKHBa1C9AEUBb2mBdn1i/V36My9IAw 9Ssw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774570531; x=1775175331; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=YUhadNcE6d+rm8/73vxtaIMsY1zh3Qjnoy8Bpem4KcU=; b=VHuQ1i8deVbLj/p4J0lG0ZkUL7ZEGsmZy4eJVNtzzsHD9rC+JTOfEMzbSlYN5IOyJ7 SbPAPuMwh90PC+m33+xhoRVYPYAhrpBuOy2Fvk7tH3kS7yYZ5vIG7ubSlTdk9BINUbnG SIijq2/jJT3LrfcadG0mf8pmnK1P1FR36vmj9jbQ4ZVjej7bZLFXVr+WigS39va5uiKL qpNkdSxNuC7dS666GiQy2uc7DzRZt9mkT7lnpV4rASCognOduAol/qtXZhxL7ienCs3u 7IcVcgCzbvDvC+aq1BY+6sNqW9TtFrJKXrncanjgEPi4pbFtMWRu0ikZ8FXJdxoVd9Iw TGig== X-Forwarded-Encrypted: i=1; AJvYcCVzQiiPakR0SB90qmyGy9sW9dB2+N5zqA2vaNhWEqlaAS9+8VUxvXrkBKhfXgkmdC4x248OD2Jljq2iKXE=@vger.kernel.org X-Gm-Message-State: AOJu0Yw+ni+24jAg9UJAgSFkzsHaSJinqMEjdHPmiXwRtp/l+Pserr5g 10GmV7oOjeSO0Jni7M5cDnUwpL61pPVzv2r/H1mjB3A7jg4vehKILGph/1GCnGna6a9YCM8qAHX phk6iTEHYNjvtT5YK3YgUKZnGa09t257EgnoDoFY7Yk/J7JHZGnQCWjwlTRRADO3IEEKy82sPpv s= X-Gm-Gg: ATEYQzzf9jAKE8zyWgkGuw9BI7Y5TocwQsB/iq/6BkjGY23xqT/pYRpetvOsxATs/mw 814H4lWf+7G8FMNz8THTVhuZHktG7ri1LjNlY6YDJoVY7g9pDyYFXhA9VXrCR7qazXRwkb2iA32 jCzfSWDfpP/9d5Oo3RXWqcALLYtXk2aHE3VfnTdwsaxwWCfxXUJ2jGlDXF7Z+gGLTHXgPBIuGLC Bjiivj0EV/Nv/9kfyd12stt018v21S2PKMsHtjgwoHFafmjZa2ajNQbZ1i7d9zltWLdlc1NCWgs l3jGGI048x3BlqaAZSOW8W82/+6nlqfhdxcDZqz8IbQ5jFTYzSJUlphoeTNRyGXuWuq1tTKU9aF DPBCRECmaYsexkijZF4Bo6QBgo5YTpzgqTfe0EaNI9ockkA== X-Received: by 2002:a17:90b:4b0e:b0:359:8e5e:43de with SMTP id 98e67ed59e1d1-35c300c19d2mr460793a91.22.1774570531250; Thu, 26 Mar 2026 17:15:31 -0700 (PDT) X-Received: by 2002:a17:90b:4b0e:b0:359:8e5e:43de with SMTP id 98e67ed59e1d1-35c300c19d2mr460749a91.22.1774570530658; Thu, 26 Mar 2026 17:15:30 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-35c2ec799eesm163155a91.10.2026.03.26.17.15.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Mar 2026 17:15:30 -0700 (PDT) From: Akhil P Oommen Date: Fri, 27 Mar 2026 05:43:59 +0530 Subject: [PATCH v2 10/17] drm/msm/a6xx: Update HFI definitions Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260327-a8xx-gpu-batch2-v2-10-2b53c38d2101@oss.qualcomm.com> References: <20260327-a8xx-gpu-batch2-v2-0-2b53c38d2101@oss.qualcomm.com> In-Reply-To: <20260327-a8xx-gpu-batch2-v2-0-2b53c38d2101@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Antonino Maniscalco , Connor Abbott , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Akhil P Oommen X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774570466; l=5196; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=JC2wxvFzu+YVvl5T0xRJcUHR8veH92d6X32XhMscyIE=; b=JfyoEHjVEiM+OKcG5KAOjJ4wfNMvZWfIxYdQ7OxK+rhR+1eRE5YmYHC5XBPjYD+JE1TwA4s3i 4MuSQKKzNf+AnA4raB8hBXYwkHth996CsBQKczTafOu5xvOePEC8Ytc X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Authority-Analysis: v=2.4 cv=SMZPlevH c=1 sm=1 tr=0 ts=69c5cc24 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=wp9Eiz2YcQHRIHTaYAUA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI3MDAwMCBTYWx0ZWRfX+IaYQ1q5LW74 bOWEvxx0vIQ7EfInd+HQE6PhH/U7BvFXRE8wXjF4YLIhOhZsXYMROaxSBuh7TMxoKLGx0Pw+t5z oWD8DYIt9BU3aubmb0vZynsoGLlhEkTAYf/pZGI/c1oUr5nWzugDGkTb46B+7o3uDcw6IGdS+D/ U1knWnzzKSarWnuE+wbtw64/LxYPzOTh/BESUIxbpIex5xeDyzuw5yMVsqnxL5oDydtPu5wRKvV VnZSFrw3OS0zYIyTxcB8PhKLWgxZg93fffuXzTv4B7JK3GFLh4wPCWO4OwSjhnoWJxJDxPY3X45 /b3vBJp6KvPejwbEvfrkQGYQwKiJJ0tYPFBYzmiVLNSoeZrBuQYa4QZV8VHL3XSUODGE/nzPR6H RYw/HyVCmZN8JEEqED9c7gqLaPCXyZ/8IU424gSZSS0JLB4PTTNuDRiXopo5OfAAgy4KxIB6KEj fld3jtr4AjLu1yDB4Nw== X-Proofpoint-GUID: LAtXm-LS9mnbjB0jmclWH-ah5olhW8Q3 X-Proofpoint-ORIG-GUID: LAtXm-LS9mnbjB0jmclWH-ah5olhW8Q3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-26_04,2026-03-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 lowpriorityscore=0 suspectscore=0 bulkscore=0 impostorscore=0 spamscore=0 clxscore=1015 adultscore=0 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603270000 Update the HFI definitions to support additional GMU based power features. Signed-off-by: Akhil P Oommen Reviewed-by: Konrad Dybcio --- drivers/gpu/drm/msm/adreno/a6xx_hfi.c | 3 - drivers/gpu/drm/msm/adreno/a6xx_hfi.h | 113 ++++++++++++++++++++++++++++++= +++- 2 files changed, 111 insertions(+), 5 deletions(-) diff --git a/drivers/gpu/drm/msm/adreno/a6xx_hfi.c b/drivers/gpu/drm/msm/ad= reno/a6xx_hfi.c index 09b6bc464b47..487c2736f2b3 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_hfi.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_hfi.c @@ -851,7 +851,6 @@ static int a6xx_hfi_feature_ctrl_msg(struct a6xx_gmu *g= mu, u32 feature, u32 enab return a6xx_hfi_send_msg(gmu, HFI_H2F_FEATURE_CTRL, &msg, sizeof(msg), NU= LL, 0); } =20 -#define HFI_FEATURE_IFPC 9 #define IFPC_LONG_HYST 0x1680 =20 static int a6xx_hfi_enable_ifpc(struct a6xx_gmu *gmu) @@ -862,8 +861,6 @@ static int a6xx_hfi_enable_ifpc(struct a6xx_gmu *gmu) return a6xx_hfi_feature_ctrl_msg(gmu, HFI_FEATURE_IFPC, 1, IFPC_LONG_HYST= ); } =20 -#define HFI_FEATURE_ACD 12 - static int a6xx_hfi_enable_acd(struct a6xx_gmu *gmu) { struct a6xx_hfi_acd_table *acd_table =3D &gmu->acd_table; diff --git a/drivers/gpu/drm/msm/adreno/a6xx_hfi.h b/drivers/gpu/drm/msm/ad= reno/a6xx_hfi.h index 217708b03f6f..e10d32ce93e0 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_hfi.h +++ b/drivers/gpu/drm/msm/adreno/a6xx_hfi.h @@ -165,6 +165,42 @@ struct a6xx_hfi_acd_table { u32 data[16 * MAX_ACD_STRIDE]; } __packed; =20 +#define CLX_DATA(irated, num_phases, clx_path, extd_intf) \ + ((extd_intf << 29) | \ + (clx_path << 28) | \ + (num_phases << 22) | \ + (irated << 16)) + +struct a6xx_hfi_clx_domain_v2 { + /** + * @data: BITS[0:15] Migration time + * BITS[16:21] Current rating + * BITS[22:27] Phases for domain + * BITS[28:28] Path notification + * BITS[29:31] Extra features + */ + u32 data; + /** @clxt: CLX time in microseconds */ + u32 clxt; + /** @clxh: CLH time in microseconds */ + u32 clxh; + /** @urg_mode: Urgent HW throttle mode of operation */ + u32 urg_mode; + /** @lkg_en: Enable leakage current estimate */ + u32 lkg_en; + /** curr_budget: Current Budget */ + u32 curr_budget; +} __packed; + +#define HFI_H2F_MSG_CLX_TBL 8 + +#define MAX_CLX_DOMAINS 2 +struct a6xx_hfi_clx_table_v2_cmd { + u32 hdr; + u32 version; + struct a6xx_hfi_clx_domain_v2 domain[MAX_CLX_DOMAINS]; +} __packed; + #define HFI_H2F_MSG_START 10 =20 struct a6xx_hfi_msg_start { @@ -176,6 +212,41 @@ struct a6xx_hfi_msg_start { struct a6xx_hfi_msg_feature_ctrl { u32 header; u32 feature; +#define HFI_FEATURE_DCVS 0 +#define HFI_FEATURE_HWSCHED 1 +#define HFI_FEATURE_PREEMPTION 2 +#define HFI_FEATURE_CLOCKS_ON 3 +#define HFI_FEATURE_BUS_ON 4 +#define HFI_FEATURE_RAIL_ON 5 +#define HFI_FEATURE_HWCG 6 +#define HFI_FEATURE_LM 7 +#define HFI_FEATURE_THROTTLE 8 +#define HFI_FEATURE_IFPC 9 +#define HFI_FEATURE_NAP 10 +#define HFI_FEATURE_BCL 11 +#define HFI_FEATURE_ACD 12 +#define HFI_FEATURE_DIDT 13 +#define HFI_FEATURE_DEPRECATED 14 +#define HFI_FEATURE_CB 15 +#define HFI_FEATURE_KPROF 16 +#define HFI_FEATURE_BAIL_OUT_TIMER 17 +#define HFI_FEATURE_GMU_STATS 18 +#define HFI_FEATURE_DBQ 19 +#define HFI_FEATURE_MINBW 20 +#define HFI_FEATURE_CLX 21 +#define HFI_FEATURE_LSR 23 +#define HFI_FEATURE_LPAC 24 +#define HFI_FEATURE_HW_FENCE 25 +#define HFI_FEATURE_PERF_NORETAIN 26 +#define HFI_FEATURE_DMS 27 +#define HFI_FEATURE_THERMAL 28 +#define HFI_FEATURE_AQE 29 +#define HFI_FEATURE_TDCVS 30 +#define HFI_FEATURE_DCE 31 +#define HFI_FEATURE_IFF_PCLX 32 +#define HFI_FEATURE_SOFT_RESET 0x10000001 +#define HFI_FEATURE_DCVS_PROFILE 0x10000002 +#define HFI_FEATURE_FAST_CTX_DESTROY 0x10000003 u32 enable; u32 data; } __packed; @@ -199,8 +270,17 @@ struct a6xx_hfi_table { u32 header; u32 version; u32 type; -#define HFI_TABLE_BW_VOTE 0 -#define HFI_TABLE_GPU_PERF 1 +#define HFI_TABLE_BW_VOTE 0 +#define HFI_TABLE_GPU_PERF 1 +#define HFI_TABLE_DIDT 2 +#define HFI_TABLE_ACD 3 +#define HFI_TABLE_CLX_V1 4 /* Unused */ +#define HFI_TABLE_CLX_V2 5 +#define HFI_TABLE_THERM 6 +#define HFI_TABLE_DCVS 7 +#define HFI_TABLE_SYS_TIME 8 +#define HFI_TABLE_GMU_DCVS 9 +#define HFI_TABLE_LIMITS_MIT 10 struct a6xx_hfi_table_entry entry[]; } __packed; =20 @@ -226,4 +306,33 @@ struct a6xx_hfi_prep_slumber_cmd { u32 freq; } __packed; =20 +struct a6xx_hfi_limits_cfg { + u32 enable; + u32 msg_path; + u32 lkg_en; + /* + * BIT[0]: 0 =3D (static) throttle to fixed sid level + * 1 =3D (dynamic) throttle to sid level calculated by HW + * BIT[1]: 0 =3D Mx + * 1 =3D Bx + */ + u32 mode; + u32 sid; + /* Mitigation time in microseconds */ + u32 mit_time; + /* Max current in mA during mitigation */ + u32 curr_limit; +} __packed; + +struct a6xx_hfi_limits_tbl { + u8 feature_id; +#define GMU_MIT_IFF 0 +#define GMU_MIT_PCLX 1 + u8 domain; +#define GMU_GX_DOMAIN 0 +#define GMU_MX_DOMAIN 1 + u16 feature_rev; + struct a6xx_hfi_limits_cfg cfg; +} __packed; + #endif --=20 2.51.0