From nobody Thu Apr 2 01:49:40 2026 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8CA08350D7F for ; Wed, 25 Mar 2026 19:24:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774466698; cv=none; b=mBMSU9DJUbXlnKv/s+fod3wrka2hW25Q4ysGP10TzwjqiPinlnV3/eaJipKxqAaL1ZR1jgwrL5NMeRKYGg/IwS6+Y59UclnDRMOWhLJBUwGl/Znb0cDJY8HSLUImVdd+rStGkdUMjQROh6NVnQZ5OG0EGLZMgN9KXFPzBWYOVcA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774466698; c=relaxed/simple; bh=dr0hoUUrW6vj9urNlGrnX8d1+Sfr5kIRvgTpPgnWXSU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=RyXeWLSAttVsf0M11YK3lQXjUb+67v8xx+QMNRggzYUHfyx0Od5xcKxXz0fJ932G+OGfN3q8Z/hS6JhCcpJXqz3VLHh5IDQnSvRzv/lanLr2CXaQJIeRANKZVbyM0DXzGyg+pE0u0rFl1gjUc0ZTUx1iT/qcYVtwAQMDJ3yhRrA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=XBN/W0D0; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="XBN/W0D0" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-43b45bb7548so103879f8f.1 for ; Wed, 25 Mar 2026 12:24:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1774466695; x=1775071495; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=K1vQlbGeloOuUiIVtqcbhBtuip2JwXGeKasixrFaD6Y=; b=XBN/W0D0q3DscLWOeYzz3MVNA/xiOUD8telENmZ+NPjNl4AroOSSkEdKy/4o9eYiXB 4dTnCdr+6eS+QteHnfo3mwJHBHJmTfwAGj8PEr8AVwevnziniAj5SED/3LW/iSPmh7Wp F4KcUabBA6l6h7jH0tQUtKUqvQjFZkNilUW/z5Ih4cUZ1ONPOtkQlRXLLhQ4Xmp7SlTZ MBRvH0D380tOEOc2f+/nhOd7Vze88U8/J3AdZW/0f7/zWW45raM6Yqm7rar2TTLsYi0u Z0XAL/drEHw2dUoOHjY5W46OPKEZDEtl4566oqLyiww9+mpc2oieEkueM6ndEGzt3m5T GwDA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774466695; x=1775071495; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=K1vQlbGeloOuUiIVtqcbhBtuip2JwXGeKasixrFaD6Y=; b=Xz8l+lDUQodCESc+684Umrlq6kO9jvW2FRAHD4feqpZpDudWnM1iG4oaDN66A64SV1 2GKcKYVDnC2rNxoiu43pFA8/TnwcPZmH+EfWFKZp7xILDuYvW9fpqbXuBgLP74SNQEEN tqoXQ2F3kF+Te4MY7Y5JWanVccqrelhW8clBAuU6TSbQYJxskPgDqeA9H9/1UnJqUp89 FScELWFLsRPJO1kypCCIiXGWOFKVOgJU4L9j6tSyMOjihhhD6dx6cHPbk7cOcTD6b0eK 50DTYTeiUBQAzb4lAjjxdCMDkFs93DpXAtwMvE8B6qJN+HKnClN8z3pNdq64ttDzkTn3 6wKg== X-Forwarded-Encrypted: i=1; AJvYcCVWDA7uN/4Dl3VXDlkN+Tn3N8l3cMzEl6hIHjdZd+uHsAJJA0pWR3AtIlfmfjNa9hkAEmbFyll7EH0eHCM=@vger.kernel.org X-Gm-Message-State: AOJu0YywLh748eC9Tm5zHHPbsM/SYmnuVrGFLRzb4YtrdNCq+rVjun8i mguI5geYtZWGedCcexY3up0BFDzhq/mnQqCnnW+3f8Ihfpw+l/SVp/ar X-Gm-Gg: ATEYQzzznUNDeHzBJ8p8xiHrX3UHTSobBsIx3hMkCqcPeBm0fehceVDkHVWz7P0x5nU NUjbojaMgGCrID4CkDk9Et7LP/g3scGNvrYvOe2hDLkVHEJj9Hy2zVN4vV441J6wzCHyVrC9StO zrAS+osmBAfFvwFnT9NKW1tQrFZLWwZBNRw+4LMHe5zO2mvoLhClc6UplCM6yQOQO6vSHQg3XCg QXokYdW7Z1dJusjkM1PndciYEWBSqjXAMEDdjrAEBrv/4M4I4ygDIV+MNCBPpRS8GHmbNHjkNov jQJ6A84w6FiXuy1NN3zr/3w4jxDf8MwXAdBpa3pAYrW7sezwctzb9TytBB2fdXtXR8Lt/ZMKjqI z1rw7SzuhZ3XFHJhQXUkaNNzklR+aUBo61bzMxpDn5o1E7rSrOIWMVSI5qyZY6Z7a7tE7SHVnOK VDWu6hXS2m1F9fEn/oZl7ZbMiMo4o9GgMPpM8G4CdEFoqYOBNw X-Received: by 2002:a05:6000:2401:b0:43b:3d83:f04f with SMTP id ffacd0b85a97d-43b889993d7mr7169669f8f.9.1774466694830; Wed, 25 Mar 2026 12:24:54 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:8138:17e4:88b1:468c]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b9192e533sm2464485f8f.2.2026.03.25.12.24.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Mar 2026 12:24:54 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Magnus Damm Cc: Biju Das , Lad Prabhakar , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Biju Das Subject: [PATCH v7 01/16] dt-bindings: interrupt-controller: renesas,rzg2l-irqc: Use pattern for interrupt-names Date: Wed, 25 Mar 2026 19:24:16 +0000 Message-ID: <20260325192451.172562-2-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260325192451.172562-1-biju.das.jz@bp.renesas.com> References: <20260325192451.172562-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Simplify the bindings by using pattern property for interrupt-names. It also allows to change the ordering of interrupts. Reviewed-by: Rob Herring (Arm) Signed-off-by: Biju Das --- v6->v7: * No change. v5->v6: * No change. v4->v5: * No change. v3->v4: * Updated commit description. v2->v3: [3] * Dropped items and instead used enum for single compatible values * Add minItems for interrupts and interrupt-names properties of=20 the RZ/{G2L,G2UL,Five,V2L} SoCs * Replaced maxItems->minItems for interrupts and interrupt-names properties of the RZ/G3L SoC. v1->v2: [2] * Simplified the binding using pattern [3] https://lore.kernel.org/all/20260204180632.249139-3-biju.das.jz@bp.rene= sas.com/ [2] https://lore.kernel.org/all/20260206111658.231934-3-biju.das.jz@bp.rene= sas.com/ [1]https://lore.kernel.org/all/20260204142320.103184-2-biju.das.jz@bp.renes= as.com/ --- v3->v4: * Collected tag from Rob [1] * Updated commit description and kept the tag as it is trivial change. v2->v3: [2] * No change v1->v2: * New patch [1]. [1] https://lore.kernel.org/all/20260204180632.249139-2-biju.das.jz@bp.rene= sas.com/ [2] https://lore.kernel.org/all/20260206111658.231934-2-biju.das.jz@bp.rene= sas.com/ --- .../renesas,rzg2l-irqc.yaml | 120 ++++-------------- 1 file changed, 23 insertions(+), 97 deletions(-) diff --git a/Documentation/devicetree/bindings/interrupt-controller/renesas= ,rzg2l-irqc.yaml b/Documentation/devicetree/bindings/interrupt-controller/r= enesas,rzg2l-irqc.yaml index 44b6ae5fc802..a0b57d808639 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-= irqc.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-= irqc.yaml @@ -48,107 +48,33 @@ properties: =20 interrupts: minItems: 45 - items: - - description: NMI interrupt - - description: IRQ0 interrupt - - description: IRQ1 interrupt - - description: IRQ2 interrupt - - description: IRQ3 interrupt - - description: IRQ4 interrupt - - description: IRQ5 interrupt - - description: IRQ6 interrupt - - description: IRQ7 interrupt - - description: GPIO interrupt, TINT0 - - description: GPIO interrupt, TINT1 - - description: GPIO interrupt, TINT2 - - description: GPIO interrupt, TINT3 - - description: GPIO interrupt, TINT4 - - description: GPIO interrupt, TINT5 - - description: GPIO interrupt, TINT6 - - description: GPIO interrupt, TINT7 - - description: GPIO interrupt, TINT8 - - description: GPIO interrupt, TINT9 - - description: GPIO interrupt, TINT10 - - description: GPIO interrupt, TINT11 - - description: GPIO interrupt, TINT12 - - description: GPIO interrupt, TINT13 - - description: GPIO interrupt, TINT14 - - description: GPIO interrupt, TINT15 - - description: GPIO interrupt, TINT16 - - description: GPIO interrupt, TINT17 - - description: GPIO interrupt, TINT18 - - description: GPIO interrupt, TINT19 - - description: GPIO interrupt, TINT20 - - description: GPIO interrupt, TINT21 - - description: GPIO interrupt, TINT22 - - description: GPIO interrupt, TINT23 - - description: GPIO interrupt, TINT24 - - description: GPIO interrupt, TINT25 - - description: GPIO interrupt, TINT26 - - description: GPIO interrupt, TINT27 - - description: GPIO interrupt, TINT28 - - description: GPIO interrupt, TINT29 - - description: GPIO interrupt, TINT30 - - description: GPIO interrupt, TINT31 - - description: Bus error interrupt - - description: ECCRAM0 or combined ECCRAM0/1 1bit error interrupt - - description: ECCRAM0 or combined ECCRAM0/1 2bit error interrupt - - description: ECCRAM0 or combined ECCRAM0/1 error overflow interrupt - - description: ECCRAM1 1bit error interrupt - - description: ECCRAM1 2bit error interrupt - - description: ECCRAM1 error overflow interrupt + maxItems: 48 =20 interrupt-names: minItems: 45 + maxItems: 48 items: - - const: nmi - - const: irq0 - - const: irq1 - - const: irq2 - - const: irq3 - - const: irq4 - - const: irq5 - - const: irq6 - - const: irq7 - - const: tint0 - - const: tint1 - - const: tint2 - - const: tint3 - - const: tint4 - - const: tint5 - - const: tint6 - - const: tint7 - - const: tint8 - - const: tint9 - - const: tint10 - - const: tint11 - - const: tint12 - - const: tint13 - - const: tint14 - - const: tint15 - - const: tint16 - - const: tint17 - - const: tint18 - - const: tint19 - - const: tint20 - - const: tint21 - - const: tint22 - - const: tint23 - - const: tint24 - - const: tint25 - - const: tint26 - - const: tint27 - - const: tint28 - - const: tint29 - - const: tint30 - - const: tint31 - - const: bus-err - - const: ec7tie1-0 - - const: ec7tie2-0 - - const: ec7tiovf-0 - - const: ec7tie1-1 - - const: ec7tie2-1 - - const: ec7tiovf-1 + oneOf: + - description: NMI interrupt + const: nmi + - description: External IRQ interrupt + pattern: '^irq([0-7])$' + - description: GPIO interrupt + pattern: '^tint([0-9]|1[0-9]|2[0-9]|3[0-1])$' + - description: Bus error interrupt + const: bus-err + - description: ECCRAM0 or combined ECCRAM0/1 1bit error interrupt + const: ec7tie1-0 + - description: ECCRAM0 or combined ECCRAM0/1 2bit error interrupt + const: ec7tie2-0 + - description: ECCRAM0 or combined ECCRAM0/1 error overflow interr= upt + const: ec7tiovf-0 + - description: ECCRAM1 1bit error interrupt + const: ec7tie1-1 + - description: ECCRAM1 2bit error interrupt + const: ec7tie2-1 + - description: ECCRAM1 error overflow interrupt + const: ec7tiovf-1 =20 clocks: maxItems: 2 --=20 2.43.0