From nobody Thu Apr 2 01:49:46 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 57E1A3FF883 for ; Wed, 25 Mar 2026 19:25:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774466709; cv=none; b=SmeBPRPnuvuk/jZOXT26kNPwVYZcGT15P2HBqqWqA7Gseva4FIoANNVwLeW7v09fuYJJ7dy6VbY7cdwPL19i5cGFvDr5/7NHywEognuih1xK3Jyc1vmG5i3MMPnmUmbWgI48/B71tPn1GPDdZ2v2WBNztkrngwxBkMrNrdfAHCw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774466709; c=relaxed/simple; bh=kp0OUtMDIm4J2XfXqy8oWljBMliDGG7YLw75mPZHZPY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Ce4RhDA6M0QqHXvUZv0r0//c9iL1dfFFmv0Ihy1ro3mbb2cm1hjf9wVW9Oh9mb4qyzed4EzhaYRUtOdSSG0yfKk/hUorKzwFS0XZvcNvA1MlEjgb6JMKOM4A820TlAz30dfoxomFphGraN41ECepsKn/lWsVfx/TkobkbJUbV6Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NidWblDC; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NidWblDC" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-48702d51cd0so2489925e9.2 for ; Wed, 25 Mar 2026 12:25:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1774466707; x=1775071507; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=QKRZHMFJsGW8F13mOfxOgzeSlLI8hL8LwVyA8aXqqAU=; b=NidWblDC5EVSoESiN7Z6NmBVWx1qAg1nBCPiMuHMusKd5yxsE5exGmTZ63HKSwYKp4 dh+SZzPvEhlgdta91HtqUofu+3fWhkIMYK7iewiKke6H/2+I7ZsaNkfXXLQpJsPr8fYm xOqf9ptKZmb9vI3KKWiwHYf9SS8aycuaPAU6bDx+oXNeVXyV/+hnG9x6zLH8cJQiLR+0 xPZr9ghD/QEQdFAc4wRJuN7JRWbrMeKAXp6N2rH0M85VshXQu6CqEnL2lVBrciWJU3tT X6m+LkfjmcM/KcjQKG3JpokAJS+bNPbZOS59jtqxGtJynCCQQ+D5rhRGopDCjYVnVvQE IMWg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774466707; x=1775071507; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=QKRZHMFJsGW8F13mOfxOgzeSlLI8hL8LwVyA8aXqqAU=; b=W8pife4QAM3qztJdUcm38+dVUzbKGB7oETp8XyiOal9VH3eLxtlvO3BQGaheC7yboH P6MXJCGDZDowfpPM+9nxo7x2QfsAmENNF88sPboVzATbSV13nsXwy3Vyw9QWdDjrcmr5 oN8HVgTneKWCQKdv5OHZOYeayHNT0MKsTC5aNxLnhXHpU++rWOJEHKpGAoBq/7/rxMaI gIpgCrAFOvWymv1F2mD5qcfs0R2tEK2cJ9Fy8+ZWm6QAlNvqrVb3rkEsupO/FZLf/3Q/ vFb1E8GLoxubjItsvi+tuYIWPySGsOWSEqdktabOIGSB3io4oC6jhmZNfqyJ2uonAUDS /3Nw== X-Forwarded-Encrypted: i=1; AJvYcCUHTFoVN5OHvy08ZzFVjRU/HmH75dsuR8RRUZZvD2+eGAUOjBCtpB8dTnj9VZmJEemHZshU8tSxU+prLzI=@vger.kernel.org X-Gm-Message-State: AOJu0Yw7dYx8i6Z9tQ3PZazB6FuXubqXbvyypJvNe8KKvvtZjlAhHzJ0 pge9NDOXGwDew8LmG/R+HWPnurEV7hZtVaUuyAsjafaET6REkGiCXthF X-Gm-Gg: ATEYQzyC/MS/HNFBqqmbVw0wt+lOIZAyiF1HhLBizaFzGsXWHI0B7rptp82hyE23r8P xDfQqr0NzyachU1dY5J3kWsdECEH55aX+A1kBuuOnn2XmwAteyq6aT0tXmckZi+k6e/0fkQ4m3E rd7RH2Sk6fhpuVp+oyigItW9hXGue+gzCliVKdPK138AXSpQmJWH+5s3K/RAAwdVijyfLbemuvZ FrUi9zILg+3Dwtp8B7E5rfXVeTONlo7ojhcrAe418+8Mv/mrRbGP0W/ujmDgSzIJV8h0IeD0pmI N8GO11OImQWx5qNrCFJHP/6y5c0qUOn6Si+9WpuW2Gua5AGi3twNsWyblehiCOshwTBw2M8wi5s eGJkUshbCBGSaZDzWhYHjRmDh/tfUvB7pTtGCDFjAj+h3PT9Sq4FbOnJgaOtfqwdqOOZcaRa0Vc z4dVK5lw0O8fKeyfFUHwVwVhNG7g6dGAee60jcGL9QD+STP/BS X-Received: by 2002:a05:600c:46c6:b0:485:40c6:f507 with SMTP id 5b1f17b1804b1-4871609d044mr77400085e9.30.1774466706367; Wed, 25 Mar 2026 12:25:06 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:8138:17e4:88b1:468c]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b9192e533sm2464485f8f.2.2026.03.25.12.25.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Mar 2026 12:25:06 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner Cc: Biju Das , linux-kernel@vger.kernel.org, Geert Uytterhoeven , Prabhakar Mahadev Lad , Biju Das , linux-renesas-soc@vger.kernel.org Subject: [PATCH v7 14/16] irqchip/renesas-rzg2l: Drop IRQC_IRQ_COUNT macro Date: Wed, 25 Mar 2026 19:24:29 +0000 Message-ID: <20260325192451.172562-15-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260325192451.172562-1-biju.das.jz@bp.renesas.com> References: <20260325192451.172562-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The total number of external interrupts in RZ/G2L and RZ/G3L SoC are different. The RZ/G3L has 16 external interrupts whereas RZ/G2L has only 8 external interrupts. Add irq_count variable in struct rzg2l_hw_info to handle these differences and drop the macro IRQC_IRQ_COUNT. Signed-off-by: Biju Das --- v6->v7: * No change v5->v6: * No change v4->v5: * Dropped hw_irq range check involving info.irq_count. v3->v4: * Updated commit description IRQs->interrupts. * Updated variable type of irq_count from u8->unsigned int. v2->v3: * No change v1->v2: * No change --- drivers/irqchip/irq-renesas-rzg2l.c | 10 ++++++---- 1 file changed, 6 insertions(+), 4 deletions(-) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-rene= sas-rzg2l.c index e5543aea86b4..171717a4805f 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -21,7 +21,6 @@ #include =20 #define IRQC_IRQ_START 1 -#define IRQC_IRQ_COUNT 8 #define IRQC_TINT_COUNT 32 =20 #define ISCR 0x10 @@ -68,10 +67,12 @@ struct rzg2l_irqc_reg_cache { =20 /** * struct rzg2l_hw_info - Interrupt Control Unit controller hardware info = structure. + * @irq_count: Number of IRQC interrupts * @tint_start: Start of TINT interrupts * @num_irq: Total Number of interrupts */ struct rzg2l_hw_info { + unsigned int irq_count; unsigned int tint_start; unsigned int num_irq; }; @@ -575,7 +576,7 @@ static int rzg2l_irqc_alloc(struct irq_domain *domain, = unsigned int virq, * from 16-31 bits. TINT from the pinctrl driver needs to be programmed * in IRQC registers to enable a given gpio pin as interrupt. */ - if (hwirq > IRQC_IRQ_COUNT) { + if (hwirq > priv->info.irq_count) { tint =3D TINT_EXTRACT_GPIOINT(hwirq); hwirq =3D TINT_EXTRACT_HWIRQ(hwirq); chip =3D priv->tint_chip; @@ -683,8 +684,9 @@ static int rzg2l_irqc_common_probe(struct platform_devi= ce *pdev, struct device_n } =20 static const struct rzg2l_hw_info rzg2l_hw_params =3D { - .tint_start =3D IRQC_IRQ_START + IRQC_IRQ_COUNT, - .num_irq =3D IRQC_IRQ_START + IRQC_IRQ_COUNT + IRQC_TINT_COUNT, + .irq_count =3D 8, + .tint_start =3D IRQC_IRQ_START + 8, + .num_irq =3D IRQC_IRQ_START + 8 + IRQC_TINT_COUNT, }; =20 static int rzg2l_irqc_probe(struct platform_device *pdev, struct device_no= de *parent) --=20 2.43.0