From nobody Thu Apr 2 01:49:46 2026 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 859543F8DEA for ; Wed, 25 Mar 2026 19:25:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774466707; cv=none; b=ShNyvrkal5ONuDFrmULIeIkASaAO1P3wJu+mZi406zG+mFbjNSCBgTWv15rmvmuzRJGDvFPacIlDUbMXj8m19dTvPu4clVNjD8dT9Z9cIAFt+3Wco1wqoyJcL/VTVOnOid+NWuUKOji+H4k7F3YsWOQ2KparzsL4JZgZB7JCBuw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774466707; c=relaxed/simple; bh=AExx3cPZ2WpW51Q/Hvkq3qyUDlCmcz3A3Q0I4Thk5xM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=sr/hUR0n3zG1SKRDhXARmnfo+LpNrR8T2dJBrk31tv7w+dxPByXHcJ9Dm6bzj82eP6Kt0+C46y6rdxK3zWjkR62Shj7k7cEeaQzPhfvz+QoX3txRUexBVWxmSmZIuBqjEH0jzkRdNk+uXYrFADaSk4veaHOBAFpyW2KvPpuipxk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bOHJn4E9; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bOHJn4E9" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-439b9b190easo110393f8f.2 for ; Wed, 25 Mar 2026 12:25:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1774466704; x=1775071504; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=H/geNOpq5bJDWDnHOdsesADtU5deddp2dzAMegXiLC4=; b=bOHJn4E93OMhyKLIbLczV7ztmKgkJhmeM2k404O6Sb7pqMeXpy5Dg9Vv5sriGZaX1Z 57m3fn5jcfB4kmOCYVqveZdUgULgl9H+u5pXGqoUbQx92Jp5GpzxoRtKOocawAGEKfOx 7IThs1baSvEca87PjPnrCOv9Z+r9I2cspwgro2aqv8QFfJWaIMcz0MksU4aXlxzbjHbK spjF7j4H6DAYNVyoS//f07b6LI15XkkBu8ntJxQNfVozAntD8YW/sS5TYuUH8vpSjUs4 cSK2WfQVfUpAXW7F74UxJGYuUNPfB2ZTwnZc3u6stLkvuIl7eTs3VuPmvKeEmQ93cLcn rV8g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774466704; x=1775071504; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=H/geNOpq5bJDWDnHOdsesADtU5deddp2dzAMegXiLC4=; b=n0q8D8YuapXOs5MsGZ4Oh/KPikwVQ2vgwrP5jFcS2AFLHMydtxwpxtpyKZcPd7OCWI OvuC7Iub+e60IL/OAPWvE9dJSo/wndOB23BOSbkYMlEOpkZa/NDnCmxUfmjMfK+CxuAm wr235xtFXnh/C9QVPxCAPk/uG8rod9weJklr9F8V0Rs2RObrmT/icbmkXcqO6eScK8f0 8qq4n33K1qvKXOa+ue8iLPV2NyDfecFhOKTkPRUM9gr1bGEdMSAecB/ctVp1WxM0X5um 0pefg3Uph+EHLgRnHqxJDPZ239aEmtwxvFei8Kn31D7sdi+MuUUEKIyv46E2P4CWdlND WvIg== X-Forwarded-Encrypted: i=1; AJvYcCW+aLAdsJ93uDwtfasRJxPUZGlRQU697jAzeM1r950l1IsrwEDRsxT0pWIB+z7RTg7D8Ird2Q/uLSVrlA4=@vger.kernel.org X-Gm-Message-State: AOJu0YwT1T18UlSRJteL7ZL1f//P0pLPGR5c44JCEXA3ejB3Yw3OvY0s FaGr+T1azs0QNTlENZ8s0Ttuw4rRWkJCzL+R7Wx291Fev7GwN9BAwc9I X-Gm-Gg: ATEYQzyONHjy2IPIEHTg6KqEWRPllMFhh5QL0rLdO4bKFYGmChkUWx+EE08nBq6dFmz hnLo0HQfOEwNI77CG66kVi/3A/HYNyYCwuz27gvNYCWJ7QqqYQcDhuMl3BHAUfndjCnMWCcuRxw onXU28m+5Oj/d7u9jN8tWiQdLzbkubtplyS0wcXmqbgR1QnMv7pXQqf8qOMkTigYfTBaCq+0I9k WhAyx84iqSzbjnQxHVgbVHWFnVkmbnEykbjwIqLgES+eR7mbZWTnc00YEvXtL9Az1BCRb7J9A+k rRLaOxpUEpsVFaOQstOl+qg1rrmIfD4JKLDRxcJFvQXRW1pfPYgswdvuzxIL+GPn2hARlYAbQfq UEAdk0IMEp9A3ZoZnMGr4vKrB/k4zJZDaP50IaJkordkUHZZYzUWUCl65FcMWIhuvI5wT+SVJ4n QkVuROeZuT5bnl6tt7rdevKP/j5qg1fCcVWplIli4seoM1C74E X-Received: by 2002:a05:6000:2584:b0:43b:4aba:8f35 with SMTP id ffacd0b85a97d-43b889af2f5mr7445862f8f.12.1774466703993; Wed, 25 Mar 2026 12:25:03 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:8138:17e4:88b1:468c]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b9192e533sm2464485f8f.2.2026.03.25.12.25.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Mar 2026 12:25:03 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner Cc: Biju Das , linux-kernel@vger.kernel.org, Geert Uytterhoeven , Prabhakar Mahadev Lad , Biju Das , linux-renesas-soc@vger.kernel.org Subject: [PATCH v7 11/16] irqchip/renesas-rzg2l: Dynamically allocate fwspec array Date: Wed, 25 Mar 2026 19:24:26 +0000 Message-ID: <20260325192451.172562-12-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260325192451.172562-1-biju.das.jz@bp.renesas.com> References: <20260325192451.172562-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The total number of interrupts in RZ/G2L and RZ/G3L SoC are different. The RZ/G3L has 16 external interrupts whereas RZ/G2L has only 8 external interrupts. Dynamically allocate fwspec memory instead of static allocation to support both SoCs. Signed-off-by: Biju Das --- v6->v7: * No change. v5->v6: * No change. v4->v5: * No change. v3->v4: * Updated commit header * Replaced IRQs->interrupts in commit description * Fixed the typo Dynamicaly->Dynamically v2->v3: * No change v1->v2: * No change --- drivers/irqchip/irq-renesas-rzg2l.c | 7 ++++++- 1 file changed, 6 insertions(+), 1 deletion(-) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-rene= sas-rzg2l.c index 64cfd9955d8f..9fc90f894630 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -81,7 +81,7 @@ static struct rzg2l_irqc_priv { void __iomem *base; const struct irq_chip *irq_chip; const struct irq_chip *tint_chip; - struct irq_fwspec fwspec[IRQC_NUM_IRQ]; + struct irq_fwspec *fwspec; raw_spinlock_t lock; struct rzg2l_irqc_reg_cache cache; } *rzg2l_irqc_data; @@ -632,6 +632,11 @@ static int rzg2l_irqc_common_probe(struct platform_dev= ice *pdev, struct device_n if (IS_ERR(rzg2l_irqc_data->base)) return PTR_ERR(rzg2l_irqc_data->base); =20 + rzg2l_irqc_data->fwspec =3D devm_kcalloc(&pdev->dev, IRQC_NUM_IRQ, + sizeof(*rzg2l_irqc_data->fwspec), GFP_KERNEL); + if (!rzg2l_irqc_data->fwspec) + return -ENOMEM; + ret =3D rzg2l_irqc_parse_interrupts(rzg2l_irqc_data, node); if (ret) return dev_err_probe(dev, ret, "cannot parse interrupts: %d\n", ret); --=20 2.43.0