From nobody Fri Apr 3 04:33:24 2026 Received: from mail-pl1-f173.google.com (mail-pl1-f173.google.com [209.85.214.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3C4A23947A5 for ; Wed, 25 Mar 2026 07:58:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774425511; cv=none; b=fiLly0VIdVo31iFz4lRurKGSqt9PCnyptQtVt30ddrh9/Asgsyr/G5c8Fp7arPqAtW2jwsQlwmPEWLNi/S7IR3DLxG7q1oXGJYUG7SixSeDEMVy5nzI1ewrqazR3+WoefibTI5TMYJ/ixtU4a2g1KclMQCLtsSBREhAavJurGG8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774425511; c=relaxed/simple; bh=RlpyggZ6shR5FmYl+Tx6RPFjW5NGILkc2LzUfQogGiA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=W6AbKH3ON06DdOwphvCzdsmcZR9TH01GSLNmsFoZXYig5fxnKiOcgDMm4R+tZNy5+I+JwNO9ZZgmV1ksAzz7yNIXTkdDtN5lH7pD22gY3+bxPw51whkRAWA7ZLVpld+QT087M+IKDbOH+sMiKKsGamKQ7m8bpLNpYLx6BnRJyVM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=NSHM7HWW; arc=none smtp.client-ip=209.85.214.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="NSHM7HWW" Received: by mail-pl1-f173.google.com with SMTP id d9443c01a7336-2b05761bec1so3013325ad.1 for ; Wed, 25 Mar 2026 00:58:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1774425507; x=1775030307; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ToMAIYfDdLF98AYL+fgRMtnkblofR9bxvds0Kk+i8wY=; b=NSHM7HWWcHCb0YPLq4vqtxkm4EqxsIVEoaZswiCCutS0KJIA3lJcUOzT0HvqgNMJnC DUeSzYQmek0/qWLmWKEvZg0eVy7qIVpJIxyODS+8umFF08Mxs94SBQ1ayeTMEzA0NFeC SQ7ZEevCE0P/BjA6Krvi3eeb7VsGY2sUrJRY0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774425507; x=1775030307; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ToMAIYfDdLF98AYL+fgRMtnkblofR9bxvds0Kk+i8wY=; b=LjwtNSY/pXBAkK8ELRJaTyKUjZLmKD8v65CjrtgtNUrQjNlTJ6qmHALShvY0P/iwrw 6rM91Wxcyo6HDw5TiB7QvR1o+6D3SRdiiyYheaOXGDR6cXhGCSsxl0JLWhEOB8/udoHf 4yuqxyToLRCIRhmh5OgiSg8khJEr378qrd/GsiH2z/a1CJM/TlIA7rq6T7RceQv1agDX kuwVOU8UkPSE6xgu1x2MvXJJBzRPtKLdC6xPlSqWd5TPLevC3fGb47vfShIA1vSPaJYE 3ScBg/eqBneqLMr3/KpakX6yiw1fAsFngSP3OYZFzACHr2d0olPSv1PHQLtIEx9jW2I7 n9iA== X-Forwarded-Encrypted: i=1; AJvYcCWK/omg4Vje735Bu24NXC04IyEO+lubCr2/xLQX+7ZFEUWiXKTiRkkCXNkJsLTOZwmOmwmAEQHPzmKQjZY=@vger.kernel.org X-Gm-Message-State: AOJu0YzfjnRY2HguYuxIorCdAmP8bNvolsLWWHiVxp0ZSnMrMLLw2lTU 3tsel0FNNQ15P1zxggIILkfshkX4IU2p3V4myUaQd7WChp8ol2JIvCmybgV89MWG8A== X-Gm-Gg: ATEYQzxpkYTSwRpc7T7gb9vPGvxqA7W/8BVH02DQQmkD2oY1QgUCFXy8Rbg2ybE/MxT qt06CClpkMOldGb+8ezxiyyMkEk31S+mkuLHKTB8LVA8uWzp37xCD/1yyQqAzeUovCO1qBGdnr+ Giq+T0T23MlYjulgiumtrVveyGJCBHdvC5r4+aOY9M3h/nIqvmBArMTlRfAGPIoxgXLV0kDK9oy NCo4iaUlNb63cY4w7ZIRKE9LFxB2IjB+2MlPTv0cpUAr9Ny6wsk6uBRp0o4HGvnPtPDAHj48z0K QESFG3E0yul0eIg/cpSWqHtEbLFGygZzh2trhwggRU6xIYAituPZMZI6eqEIBFDIZ5VwCDrJST/ GHauiL3KkZiKugucJVzfdtTs/FXTO9p7Nusc3BU611/648Wmvk9tYc59MgIvmH1nGSoQ2BGmuLM s+NH7qbBIynlTCblgevGTEZqPG+rAHo9Myi8a6DQcpe3zBLeCVuUfVcncnx4iUMEOT2NEsYfwDu ceib5Y= X-Received: by 2002:a17:903:3bcf:b0:2b0:4d5f:1f6e with SMTP id d9443c01a7336-2b0b06cc697mr27079345ad.8.1774425507438; Wed, 25 Mar 2026 00:58:27 -0700 (PDT) Received: from wenstp920.tpe.corp.google.com ([2a00:79e0:201d:8:7ff0:bee3:7d45:eab]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b08366c3f7sm219682465ad.60.2026.03.25.00.58.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Mar 2026 00:58:26 -0700 (PDT) From: Chen-Yu Tsai To: Stephen Boyd , Matthias Brugger , AngeloGioacchino Del Regno , Frank Binns , Matt Coster , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann Cc: Icenowy Zheng , Icenowy Zheng , Chen-Yu Tsai , David Airlie , Simona Vetter , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-mediatek@lists.infradead.org, dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Conor Dooley Subject: [PATCH v2 1/5] dt-bindings: clock: mediatek: Add mt8173 mfgtop Date: Wed, 25 Mar 2026 15:19:45 +0800 Message-ID: <20260325071951.544031-2-wenst@chromium.org> X-Mailer: git-send-email 2.53.0.1018.g2bb0e51243-goog In-Reply-To: <20260325071951.544031-1-wenst@chromium.org> References: <20260325071951.544031-1-wenst@chromium.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The MFG (GPU) block on the MT8173 has a small glue layer, named MFG_TOP in the datasheet, that contains clock gates, some power sequence signal delays, and other unknown registers that get toggled when the GPU is powered on. The clock gates are exposed as clocks provided by a clock controller, while the power sequencing bits are exposed as one singular power domain. Signed-off-by: Chen-Yu Tsai Reviewed-by: Conor Dooley --- Changes since v1: - Dropped minItems for clocks - Dropped label in example --- .../clock/mediatek,mt8173-mfgtop.yaml | 70 +++++++++++++++++++ include/dt-bindings/clock/mt8173-clk.h | 7 ++ 2 files changed, 77 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/mediatek,mt8173= -mfgtop.yaml diff --git a/Documentation/devicetree/bindings/clock/mediatek,mt8173-mfgtop= .yaml b/Documentation/devicetree/bindings/clock/mediatek,mt8173-mfgtop.yaml new file mode 100644 index 000000000000..03db1ee9e594 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/mediatek,mt8173-mfgtop.yaml @@ -0,0 +1,70 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- + +$id: http://devicetree.org/schemas/clock/mediatek,mt8173-mfgtop.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek MT8173 MFG TOP controller + +maintainers: + - AngeloGioacchino Del Regno + +description: + The MFG TOP glue layer controls various signals going to the MFG (GPU) + block on the MT8173. + +properties: + compatible: + const: mediatek,mt8173-mfgtop + + reg: + maxItems: 1 + + clocks: + maxItems: 4 + + clock-names: + items: + - const: sys + - const: mem + - const: core + - const: clk26m + + power-domains: + maxItems: 1 + + '#clock-cells': + const: 1 + + '#power-domain-cells': + const: 0 + +required: + - compatible + - reg + - clocks + - clock-names + - power-domains + - '#clock-cells' + - '#power-domain-cells' + +additionalProperties: false + +examples: + - | + #include + #include + + clock-controller@13fff000 { + compatible =3D "mediatek,mt8173-mfgtop"; + reg =3D <0x13fff000 0x1000>; + clocks =3D <&topckgen CLK_TOP_AXI_MFG_IN_SEL>, + <&topckgen CLK_TOP_MEM_MFG_IN_SEL>, + <&topckgen CLK_TOP_MFG_SEL>, + <&clk26m>; + clock-names =3D "sys", "mem", "core", "clk26m"; + power-domains =3D <&spm MT8173_POWER_DOMAIN_MFG>; + #clock-cells =3D <1>; + #power-domain-cells =3D <0>; + }; diff --git a/include/dt-bindings/clock/mt8173-clk.h b/include/dt-bindings/c= lock/mt8173-clk.h index 3d00c98b9654..89e982f771db 100644 --- a/include/dt-bindings/clock/mt8173-clk.h +++ b/include/dt-bindings/clock/mt8173-clk.h @@ -243,6 +243,13 @@ #define CLK_IMG_FD 7 #define CLK_IMG_NR_CLK 8 =20 +/* MFG_SYS */ + +#define CLK_MFG_AXI 0 +#define CLK_MFG_MEM 1 +#define CLK_MFG_G3D 2 +#define CLK_MFG_26M 3 + /* MM_SYS */ =20 #define CLK_MM_SMI_COMMON 1 --=20 2.53.0.1018.g2bb0e51243-goog