From nobody Fri Apr 3 03:02:33 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 14211351C29 for ; Wed, 25 Mar 2026 09:19:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774430372; cv=none; b=S5O5Il7T/1GStRfQ8ZQ1ziUhNv3GqTutoXEO6SujtfHQIJYWpnvn8WFA4XIvAGy/IpXs9J1H4N532gw/AL7PtoN53cjoHaP/q/tm3I658phZvt14AJVlZB4do/mktp0szJjeH18W0gfcUTCuSrZAAiGOfUh/QvJW5x60laO+tjE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774430372; c=relaxed/simple; bh=bY0kdgk93iJpCBbfL/J18AveBPoh0X+n44UUVxZE/RI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bFKyM/PZzKywU0C6uGH3WW4xQm5QjwSZgdMOKa4fmefW6CtwN8k51DrPsFw0IJLsdlN59GQjaiXqUvcnBmq5DlYQsldOsI9rp35okwpHoMxUOeLK0e9LaG5j3Vz/CVr9eoi5XxA0mah93Xai4tY9ohZHzPwRnvCSI7D3fLR3O7I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=dSMWR9Jx; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gyg4WPvq; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="dSMWR9Jx"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gyg4WPvq" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62P3o2Dq1208622 for ; Wed, 25 Mar 2026 09:19:30 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= dIEaXKK4HaDy14ZxhInUo7AaQV7L6stAQBeiMm0zBlA=; b=dSMWR9JxP5EdbPoJ zj7peQiiGS+CAxaqXHd77o15tthJgF8oYTVNcl5X+GXovcT1k5cOfCxfivvZXDMK tgNmIg1fpQUOSfzQxETGiwn3vv4FZthdIgMel26yVY13GQzIbG+4Nt/G7xsdhy1t f6URQEDYQDb1Zq88DIoE0w1kVHbRBKyDjAGdbkPjczhKpSaYTYJ6LWpXI0IktIhy 4cI5Xv1I+63XGTmRGuwmX1GtSUXUO7Itrxyme4Nd+XRviGPAFMmesHDRDZPx1sMU ATsi0EN8VSu2DHY5AdHSwtez3XyC/6XVXnkowYhqLCQpmynqP969zXp3WrPr/XXR uzutqA== Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d4859932v-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 25 Mar 2026 09:19:29 +0000 (GMT) Received: by mail-pf1-f198.google.com with SMTP id d2e1a72fcca58-8230d6d54a5so859327b3a.1 for ; Wed, 25 Mar 2026 02:19:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774430369; x=1775035169; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=dIEaXKK4HaDy14ZxhInUo7AaQV7L6stAQBeiMm0zBlA=; b=gyg4WPvqOOSBbGuI9jjHIzeXWwHal3cAcT7s93YBcUkJh08QfiAkZef2z/E9ue/ilP CgDUV7QmdVR+UzTXfMRvci1ajaT/B8quEPGmFJia84vwOhCxBk257VLh8+UldQt8K6yc VZ8yI1hxkifMte7H6O/AILlm7E1vqu2O8+RHfAfef4fnxwZSYQ7g2kEZEZcnDIcG7ZbX pnfVtGekiGGarN0Zp7qY03mwkeTQu2e4Wj9n5Mwa9375ZSIlyqHsHC4GQ3GIbfzEd1dj bfPhEe0b12tJnx7ujtIqqV+P6qrbg0jACjo0uQVdGJ6BO3dPuRjpALg3phSURHw9Mw/C WYvQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774430369; x=1775035169; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=dIEaXKK4HaDy14ZxhInUo7AaQV7L6stAQBeiMm0zBlA=; b=cvcxIDptKPb97YwiMsTR3EF2EPPFby/PsKW8M0dI7ZCXd9AiBb+7+fmpUWH3pOuy6q 51uF/DJZUIBP0YEXUwjRqjqlnJ+rBGEf511xPobMbmtm9DsQi0EFvGt56dfb+jv4UPI0 +4710xE+wlkSkmZon+996XKHEIbunCMpCa3rnSVoldC7Fzrs25h1z0LLyS3KDhLe003r BnbVBS2cEH12r4+Wo3MlAVsD1+LzoCyPfvneYJcAHCsUJOTTMuDsjbq7ek7KwLz95b7B HcIQGycRWLaDs5oRts9C/nG4vjfPouTHk2BpPW/9nuRJ0acNH5CUIEjSbT3L9A4ZrchO r47A== X-Forwarded-Encrypted: i=1; AJvYcCUpaGvEeckhdmtlq7ni2FT3/uIp5JTS+4ZLxfVOhkzx1TmKnecvpPL5JplwZVkNx+EURU6PTwKqwLbr2pU=@vger.kernel.org X-Gm-Message-State: AOJu0YyJ6PFPXX2hxqW5ANV1Xhr9V5Kpbj3du5a1yt8YmBrxLPnMWTN7 Amseo4edTo2Fc1av1Z2TGt4i+MHL5L+hg7tlNGcLUSt6MWwizHDFfRSNGquqdz4onhhOJk1Ttrc A1dE8Z9LxV4SBhlm0ArNGDhwuohhzoW5MKiRdOfJNGDQPcfB/1d1ryO82OvBB0FD8pu8= X-Gm-Gg: ATEYQzwBoUTDEvHdWMPRo3mTajoogXMggp+UO5edQ9MdLkk7Tk+WymClsSDHNFFwjw5 xoOS1Cn8p9sIMPe/0G3lMY2o2oxAAWcagTkqV6NmFa2aF8/GTKBLWJmFqWu6Jtp+tyDhs1IOyE1 LXBvpU/r1f+eQLwl1VkNIAug7eZeLjpgOG4UGFSUoFZREdXAVklVOuOKuzvdWrpVN7daLdSuJXr /v8La73rMQUzon0AYcWz2n8QNpjjEvcTQlLTKVIwYLRlCPWsrTFxR/KVIvnoQ6S/xLW+x8ErbOD cZs3o/bFwPgO6Q7EMLfvxKzkXnuzHGsq/in3gRrk8+fxwF2VG+3Qe4GQbkIrhUOAKB3hz0ZduVj ZbvVOXGe36v5UJQqot9AVUT9fd8+KiBcZ3vr6F+sm92lt+jzv4vimGmpYsrysWZQWKq6Dq4WpXr MR2whJN24XOSQHUeT3E/rPUg5QFRVidW7QFoD+nMZaAjDq1GcHejzzbCb7 X-Received: by 2002:a05:6a00:349b:b0:82c:2104:ccb3 with SMTP id d2e1a72fcca58-82c5be9b0a7mr5777455b3a.17.1774430368947; Wed, 25 Mar 2026 02:19:28 -0700 (PDT) X-Received: by 2002:a05:6a00:349b:b0:82c:2104:ccb3 with SMTP id d2e1a72fcca58-82c5be9b0a7mr5777429b3a.17.1774430368396; Wed, 25 Mar 2026 02:19:28 -0700 (PDT) Received: from hu-kathirav-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82c38565096sm9643605b3a.51.2026.03.25.02.19.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Mar 2026 02:19:27 -0700 (PDT) From: Kathiravan Thirumoorthy Date: Wed, 25 Mar 2026 14:49:10 +0530 Subject: [PATCH v3 2/2] arm64: dts: qcom: add IPQ5210 SoC and rdp504 board support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260325-ipq5210_boot_to_shell-v3-2-9c7360d19d10@oss.qualcomm.com> References: <20260325-ipq5210_boot_to_shell-v3-0-9c7360d19d10@oss.qualcomm.com> In-Reply-To: <20260325-ipq5210_boot_to_shell-v3-0-9c7360d19d10@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Konrad Dybcio , Robert Marko , Guru Das Srinagesh , Linus Walleij Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Kathiravan Thirumoorthy X-Mailer: b4 0.15.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774430351; l=10087; i=kathiravan.thirumoorthy@oss.qualcomm.com; s=20230906; h=from:subject:message-id; bh=bY0kdgk93iJpCBbfL/J18AveBPoh0X+n44UUVxZE/RI=; b=JWjjCZHoUq17XXE7juuXq0ym17yhxS+WbFa9lxkfp3i9dOE3f7bcpYDz2RlKXJWevZ7uHwuC9 yx6i+wfBCWGDm7FcB0ZteY1MfWxp4kiBcVsr/VBMae8exOq8MVQNCgo X-Developer-Key: i=kathiravan.thirumoorthy@oss.qualcomm.com; a=ed25519; pk=xWsR7pL6ch+vdZ9MoFGEaP61JUaRf0XaZYWztbQsIiM= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI1MDA2NSBTYWx0ZWRfX3Lz7RMXDEekX 3P1E3xqtL8St4pe7eL2+LeJBsGYCwCbh2BNNej8v+E1XLfHeeKBy1x+nAHub+SzJLMvu1du0TJz 3A1zEiMBJXW3TjnFD5KBXtiJCRkoyo5hPU/yd2tMUJgiv5jZZ0Gb6thjLp8+r5t4dpwmU/Kmdf5 lW8Ikj4pqr2s3osOXcShP0KJru4LzpMAFqRshZSOdWOYAX/NQ4AJoWsw2ZJ4y7AubiP1NX6ik+I sHE0tPznxBUocfYOTjYsxr+lWCQD+H+M3M47zgnKFcQmbPgbOsjmi8uCWj6Pn59PuICEY1otyjy 3DnhuPhiDYnkC56ztDUkGj07LYKrlek/abj+uaPJFn15hGdqrl+fuWulO7/ehF9CqhDxXdFyneZ okfVnU2zJHhAN6jMBE/uEKOAH4tX7Fo8vQPtYBXg0d+Kw8D63AFBXtehh22XH2MfzLOlv9m6CB3 xens5uqlGi6eNtqJnrw== X-Authority-Analysis: v=2.4 cv=VODQXtPX c=1 sm=1 tr=0 ts=69c3a8a1 cx=c_pps a=m5Vt/hrsBiPMCU0y4gIsQw==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=Nb4-WWA3gxlMGfkpIFUA:9 a=QEXdDO2ut3YA:10 a=IoOABgeZipijB_acs4fv:22 X-Proofpoint-GUID: lN9TelqzJi2l0yFRhSHPp0_uPFk4xdrn X-Proofpoint-ORIG-GUID: lN9TelqzJi2l0yFRhSHPp0_uPFk4xdrn X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-25_03,2026-03-24_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 lowpriorityscore=0 malwarescore=0 phishscore=0 priorityscore=1501 spamscore=0 impostorscore=0 clxscore=1015 adultscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603250065 Add initial device tree support for the Qualcomm IPQ5210 SoC and rdp504 board. Signed-off-by: Kathiravan Thirumoorthy --- arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts | 79 +++++++ arch/arm64/boot/dts/qcom/ipq5210.dtsi | 311 ++++++++++++++++++++++++= ++++ 3 files changed, 391 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index d69e5f3132c4..c46d94bb6dd5 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -23,6 +23,7 @@ hamoa-iot-evk-el2-dtbs :=3D hamoa-iot-evk.dtb x1-el2.dtbo dtb-$(CONFIG_ARCH_QCOM) +=3D hamoa-iot-evk-el2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq5018-rdp432-c2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq5018-tplink-archer-ax55-v1.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D ipq5210-rdp504.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq5332-rdp441.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq5332-rdp442.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq5332-rdp468.dtb diff --git a/arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts b/arch/arm64/boot/= dts/qcom/ipq5210-rdp504.dts new file mode 100644 index 000000000000..941f866ecfe9 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts @@ -0,0 +1,79 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "ipq5210.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. IPQ5210 RDP504"; + compatible =3D "qcom,ipq5210-rdp504", "qcom,ipq5210"; + + aliases { + serial0 =3D &uart1; + }; + + chosen { + stdout-path =3D "serial0"; + }; +}; + +&sdhc { + max-frequency =3D <192000000>; + bus-width =3D <4>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + pinctrl-0 =3D <&sdhc_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&sleep_clk { + clock-frequency =3D <32000>; +}; + +&tlmm { + qup_uart1_default_state: qup-uart1-default-state { + pins =3D "gpio38", "gpio39"; + function =3D "qup_se1"; + drive-strength =3D <6>; + bias-pull-down; + }; + + sdhc_default_state: sdhc-default-state { + clk-pins { + pins =3D "gpio5"; + function =3D "sdc_clk"; + drive-strength =3D <8>; + bias-disable; + }; + + cmd-pins { + pins =3D "gpio4"; + function =3D "sdc_cmd"; + drive-strength =3D <8>; + bias-pull-up; + }; + + data-pins { + pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; + function =3D "sdc_data"; + drive-strength =3D <8>; + bias-pull-up; + }; + }; +}; + +&uart1 { + pinctrl-0 =3D <&qup_uart1_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&xo_board { + clock-frequency =3D <24000000>; +}; diff --git a/arch/arm64/boot/dts/qcom/ipq5210.dtsi b/arch/arm64/boot/dts/qc= om/ipq5210.dtsi new file mode 100644 index 000000000000..3761eb03ab24 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/ipq5210.dtsi @@ -0,0 +1,311 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include + +/ { + #address-cells =3D <2>; + #size-cells =3D <2>; + interrupt-parent =3D <&intc>; + + clocks { + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + }; + + xo_board: xo-board-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + }; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a53"; + reg =3D <0x0>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_0>; + }; + + cpu@1 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a53"; + reg =3D <0x1>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_0>; + }; + + cpu@2 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a53"; + reg =3D <0x2>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_0>; + }; + + cpu@3 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a53"; + reg =3D <0x3>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_0>; + }; + + l2_0: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + }; + }; + + firmware { + optee { + compatible =3D "linaro,optee-tz"; + method =3D "smc"; + }; + + scm { + compatible =3D "qcom,scm-ipq5210", "qcom,scm"; + }; + }; + + memory@80000000 { + device_type =3D "memory"; + /* We expect the bootloader to fill in the size */ + reg =3D <0x0 0x80000000 0x0 0x0>; + }; + + pmu { + compatible =3D "arm,cortex-a53-pmu"; + interrupts =3D ; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + bootloader@87800000 { + reg =3D <0x0 0x87800000 0x0 0x400000>; + no-map; + }; + + smem@87c00000 { + compatible =3D "qcom,smem"; + reg =3D <0x0 0x87c00000 0x0 0x40000>; + no-map; + + hwlocks =3D <&tcsr_mutex 3>; + }; + + tfa@87d00000 { + reg =3D <0x0 0x87d00000 0x0 0x80000>; + no-map; + }; + + optee@87d80000 { + reg =3D <0x0 0x87d80000 0x0 0x280000>; + no-map; + }; + }; + + soc@0 { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + dma-ranges =3D <0 0 0 0 0x10 0>; + ranges =3D <0 0 0 0 0x10 0>; + + tlmm: pinctrl@1000000 { + compatible =3D "qcom,ipq5210-tlmm"; + reg =3D <0x0 0x01000000 0x0 0x300000>; + interrupts =3D ; + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&tlmm 0 0 54>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + gcc: clock-controller@1800000 { + compatible =3D "qcom,ipq5210-gcc"; + reg =3D <0x0 0x01800000 0x0 0x40000>; + clocks =3D <&xo_board>, + <&sleep_clk>, + <0>, + <0>, + <0>, + <0>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + }; + + tcsr_mutex: hwlock@1905000 { + compatible =3D "qcom,tcsr-mutex"; + reg =3D <0x0 0x01905000 0x0 0x20000>; + #hwlock-cells =3D <1>; + }; + + qupv3: geniqup@1ac0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x01ac0000 0x0 0x2000>; + clocks =3D <&gcc GCC_QUPV3_AHB_MST_CLK>, + <&gcc GCC_QUPV3_AHB_SLV_CLK>; + clock-names =3D "m-ahb", "s-ahb"; + ranges; + #address-cells =3D <2>; + #size-cells =3D <2>; + + uart1: serial@1a84000 { + compatible =3D "qcom,geni-debug-uart"; + reg =3D <0x0 0x01a84000 0x0 0x4000>; + clocks =3D <&gcc GCC_QUPV3_WRAP_SE1_CLK>; + clock-names =3D "se"; + interrupts =3D ; + + status =3D "disabled"; + }; + }; + + sdhc: mmc@7804000 { + compatible =3D "qcom,ipq5210-sdhci", "qcom,sdhci-msm-v5"; + reg =3D <0x0 0x07804000 0x0 0x1000>, + <0x0 0x07805000 0x0 0x1000>; + reg-names =3D "hc", + "cqhci"; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", + "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC1_AHB_CLK>, + <&gcc GCC_SDCC1_APPS_CLK>, + <&xo_board>; + clock-names =3D "iface", + "core", + "xo"; + non-removable; + + status =3D "disabled"; + }; + + intc: interrupt-controller@b000000 { + compatible =3D "qcom,msm-qgic2"; + interrupt-controller; + #interrupt-cells =3D <3>; + reg =3D <0x0 0xb000000 0x0 0x1000>, + <0x0 0xb002000 0x0 0x1000>, + <0x0 0xb001000 0x0 0x1000>, + <0x0 0xb004000 0x0 0x1000>; + interrupts =3D ; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges =3D <0 0 0 0x0b00c000 0 0x3000>; + + v2m0: v2m@0 { + compatible =3D "arm,gic-v2m-frame"; + reg =3D <0x0 0x0 0x0 0xffd>; + msi-controller; + }; + + v2m1: v2m@1000 { + compatible =3D "arm,gic-v2m-frame"; + reg =3D <0x0 0x00001000 0x0 0xffd>; + msi-controller; + }; + + v2m2: v2m@2000 { + compatible =3D "arm,gic-v2m-frame"; + reg =3D <0x0 0x00002000 0x0 0xffd>; + msi-controller; + }; + }; + + timer@b120000 { + compatible =3D "arm,armv7-timer-mem"; + reg =3D <0x0 0x0b120000 0x0 0x1000>; + ranges =3D <0 0 0 0x10000000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + frame@b121000 { + frame-number =3D <0>; + interrupts =3D , + ; + reg =3D <0x0b121000 0x1000>, + <0x0b122000 0x1000>; + }; + + frame@b123000 { + frame-number =3D <1>; + interrupts =3D ; + reg =3D <0x0b123000 0x1000>; + + status =3D "disabled"; + }; + + frame@b124000 { + frame-number =3D <2>; + interrupts =3D ; + reg =3D <0x0b124000 0x1000>; + + status =3D "disabled"; + }; + + frame@b125000 { + frame-number =3D <3>; + interrupts =3D ; + reg =3D <0x0b125000 0x1000>; + + status =3D "disabled"; + }; + + frame@b126000 { + frame-number =3D <4>; + interrupts =3D ; + reg =3D <0x0b126000 0x1000>; + + status =3D "disabled"; + }; + + frame@b127000 { + frame-number =3D <5>; + interrupts =3D ; + reg =3D <0x0b127000 0x1000>; + + status =3D "disabled"; + }; + + frame@b128000 { + frame-number =3D <6>; + interrupts =3D ; + reg =3D <0x0b128000 0x1000>; + + status =3D "disabled"; + }; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + ; + }; +}; --=20 2.34.1