From nobody Fri Apr 3 01:26:01 2026 Received: from mail-pg1-f174.google.com (mail-pg1-f174.google.com [209.85.215.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A780421A16 for ; Wed, 25 Mar 2026 18:08:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774462102; cv=none; b=h8pI8zpqtdyFRGZN/3QEZoxSj/J0nWX1w51ulwo8aZtVl91Wkjv2jGOoBFRQK7RLG7m3H+ubfc6flj61TCa7beegMXCZW3yltGwOgnfNAR+GHoXkOtWu1Llrv2LuW+pxCBEBpnwtM0QES4K4u62v6V5omPFL79QAdH51EuKGju0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774462102; c=relaxed/simple; bh=WdNcKLpgYgMDpbL5XaJCoVYWBiokHoDUo2Tsbx9CNcQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QBgzl/V1ap5cV2NoqmFai2bMIiDWZSL6Fa4TNKuf8TWzzVxRnunIorH6xdV4CyPXadj/4FrAF1Dm0D5zFYw7U/z9gI7cwUTfTeZ68GYXzp+528wdHMv7KdhY1jnz/YwbdtaeJeDU8bewXnD6gtEUst30VApEkGjocVAQbrR/7ug= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=HhRoXHh/; arc=none smtp.client-ip=209.85.215.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="HhRoXHh/" Received: by mail-pg1-f174.google.com with SMTP id 41be03b00d2f7-c7412b07f22so599476a12.0 for ; Wed, 25 Mar 2026 11:08:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1774462093; x=1775066893; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=64FbGiWJad/eWDp5OV9q9QqPoA/Sy6G4k5F9z829G0A=; b=HhRoXHh/musgsAldJKLgXxbgrC91Y3YnPdAFB1x14lDcI9vuYgH28mQjg6tiCGSUHa qPHcvOwV35WC5FKbV5Hqrd8r+VJMpLxpYNf4O9O6T9x+9mUvnipVSakGsXXXdSAZATHa 7QY6aKulOmXplgN2mlB1JIoZEtIcuv3w5QqXG1goRJvHGRz8Sxktxw2mp5ZsDpAv9fFE HjiRaQrjU/fk+qUdHb10Xe4tH+JwjjJQXlMZ4IQdoGy5ALWZJZfpQbCNcRUbUFokniFC 3nyGhXN7da0YaF8i4sASGwRljV26+dume981ZV9PwYKgxhDjGIfJbq3c/SNJcHDWta4T K8Bw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774462093; x=1775066893; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=64FbGiWJad/eWDp5OV9q9QqPoA/Sy6G4k5F9z829G0A=; b=F4jKP1cedMk/WGXoO4bLnbV0Yan+MvNWHWDxGqJOJHAquC8GfxlM6qAfN8qd83ONEj IyjJwZAh8Las08VbsGQtb+Z1UdyEfyGZZOaw21WmWWZiKjsPBxE0dKFaIx1xBmh1Dtwr wLEn/JPio5DCyijZNDN0hAwgatEdRj1MAU7xCnkhqu0c8F74/xukrfb27C5A2QSjhngM M96E2gFXQF1NsZ0rW7S3ESntxXO4HyukAjHRPHSvr+WrGm9h2/4J6KF2gJLhSJqWB124 9vYEHvsryV12CnNypQbvMkOf3cOdawpHqXrS36cpyOBFt6kGO3ZBgRjSCiUrPxPMMLda TyuQ== X-Forwarded-Encrypted: i=1; AJvYcCUkmPQ5vwnCtnEC8INEG7/1gyCCBZW3jUWYm+s3xTBN783kClniyAuynUR4j/vvKMYI0AdyYMCEkn9uEOw=@vger.kernel.org X-Gm-Message-State: AOJu0YxzSPZHrLDr6ss4Hj7UfeK29YlKgktZhMz/RERVgnToQHen+kSY 8vF7xSf2IoKERW4tjwHHBIpJ5AnEmXjF2z+da9b6snReNdtOFJPSiqOw X-Gm-Gg: ATEYQzx0OzdkP8E51AuIv8GIJE+MI03g/HVJgMWkDUJrXKOtTcPGhUSxvc0BfWSs8x6 43yIivolr8xf5FHiD7/YGL2YzmAdGnrfTkKtb1+1IL73O8HJAskZY7euZWn25zx+jZ/3G8Ru0tD ReeD4onVqWAFJ8ak0drUgEjp4GWeHMruJ2toMqXYTVn7BsSuL84ymWLZbSRpy2fFBafqyokvdf5 PNUL1WY2wsoEwY5W9oDZKV1Ild02tt9igfvFdviZWuZ+eQNPNXMxFGB2tYxP2R4Q+7fSfxiw+eN NBE8SVxG2n3vMMAFD2xX0DSvEHqnxQipd8xXWc1wTdUsDqwhp2nLYdzE0yRl0yowO3wMt+Gyt4W x8N5FL8I1LIZy3Qp2abvqUNcWqzFIretNrepQRFO0m8dsPSU/qK+YI9RfUe7jFlsAjioTwdJs/W 10+/OKLD0sYYFy7m4O9+n143MT0CFO X-Received: by 2002:a17:903:90d:b0:2ae:7f85:33d1 with SMTP id d9443c01a7336-2b0b011b145mr53737425ad.0.1774462093133; Wed, 25 Mar 2026 11:08:13 -0700 (PDT) Received: from [192.168.0.102] ([43.251.91.187]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2b0bc773b33sm5687805ad.10.2026.03.25.11.08.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Mar 2026 11:08:12 -0700 (PDT) From: Biswapriyo Nath Date: Wed, 25 Mar 2026 18:07:29 +0000 Subject: [PATCH 6/7] arm64: dts: qcom: sm6125: Use 64 bit addressing Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260325-ginkgo-add-usb-ir-vib-v1-6-446c6e865ad6@gmail.com> References: <20260325-ginkgo-add-usb-ir-vib-v1-0-446c6e865ad6@gmail.com> In-Reply-To: <20260325-ginkgo-add-usb-ir-vib-v1-0-446c6e865ad6@gmail.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lee Jones , Pavel Machek , Sean Young , Michael Turquette , Stephen Boyd , Martin Botka Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-leds@vger.kernel.org, linux-clk@vger.kernel.org, ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, Biswapriyo Nath , kernel test robot X-Mailer: b4 0.15.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774462047; l=16924; i=nathbappai@gmail.com; s=20260118; h=from:subject:message-id; bh=WdNcKLpgYgMDpbL5XaJCoVYWBiokHoDUo2Tsbx9CNcQ=; b=UxFeTYKfTKtY2yrndk6dm0KRnTcriO2zycXLyVRIv/c4CXhbnCOlmmcVc/xltJHStdUuJG1xZ 6/qm6welDcoAxZjc0omF3Vobqrbnr3AEfqsaKRmnxx3Jq0y+Nb1tyja X-Developer-Key: i=nathbappai@gmail.com; a=ed25519; pk=slmb/9yXbet+KTiT3EYLCp0p0MEOYa3EdjUXP+HXfjg= SM6125's SMMU uses 36bit VAs, which is a good indicator that we should increase (dma-)ranges - and by extension #address- and #size-cells to prevent things from getting lost in translation (both literally and figuratively). Do so. Reported-by: kernel test robot Closes: https://lore.kernel.org/oe-kbuild-all/202603141433.MDqfoVHn-lkp@int= el.com/ Signed-off-by: Biswapriyo Nath Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sm6125.dtsi | 153 ++++++++++++++++++-------------= ---- 1 file changed, 78 insertions(+), 75 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm6125.dtsi b/arch/arm64/boot/dts/qco= m/sm6125.dtsi index 259a24fe24a..d26ca163733 100644 --- a/arch/arm64/boot/dts/qcom/sm6125.dtsi +++ b/arch/arm64/boot/dts/qcom/sm6125.dtsi @@ -374,22 +374,23 @@ smem: smem { }; =20 soc@0 { - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges =3D <0x00 0x00 0x00 0xffffffff>; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges =3D <0 0 0 0 0x10 0>; + dma-ranges =3D <0 0 0 0 0x10 0>; compatible =3D "simple-bus"; =20 tcsr_mutex: hwlock@340000 { compatible =3D "qcom,tcsr-mutex"; - reg =3D <0x00340000 0x20000>; + reg =3D <0x0 0x00340000 0x0 0x20000>; #hwlock-cells =3D <1>; }; =20 tlmm: pinctrl@500000 { compatible =3D "qcom,sm6125-tlmm"; - reg =3D <0x00500000 0x400000>, - <0x00900000 0x400000>, - <0x00d00000 0x400000>; + reg =3D <0x0 0x00500000 0x0 0x400000>, + <0x0 0x00900000 0x0 0x400000>, + <0x0 0x00d00000 0x0 0x400000>; reg-names =3D "west", "south", "east"; interrupts =3D ; gpio-controller; @@ -672,7 +673,7 @@ qup_uart4_default: qup-uart4-default-state { =20 gcc: clock-controller@1400000 { compatible =3D "qcom,gcc-sm6125"; - reg =3D <0x01400000 0x1f0000>; + reg =3D <0x0 0x01400000 0x0 0x1f0000>; #clock-cells =3D <1>; #reset-cells =3D <1>; #power-domain-cells =3D <1>; @@ -682,7 +683,7 @@ gcc: clock-controller@1400000 { =20 hsusb_phy1: phy@1613000 { compatible =3D "qcom,msm8996-qusb2-phy"; - reg =3D <0x01613000 0x180>; + reg =3D <0x0 0x01613000 0x0 0x180>; #phy-cells =3D <0>; =20 clocks =3D <&gcc GCC_AHB2PHY_USB_CLK>, @@ -695,18 +696,18 @@ hsusb_phy1: phy@1613000 { =20 rng: rng@1b53000 { compatible =3D "qcom,prng-ee"; - reg =3D <0x01b53000 0x1000>; + reg =3D <0x0 0x01b53000 0x0 0x1000>; clocks =3D <&gcc GCC_PRNG_AHB_CLK>; clock-names =3D "core"; }; =20 spmi_bus: spmi@1c40000 { compatible =3D "qcom,spmi-pmic-arb"; - reg =3D <0x01c40000 0x1100>, - <0x01e00000 0x2000000>, - <0x03e00000 0x100000>, - <0x03f00000 0xa0000>, - <0x01c0a000 0x26000>; + reg =3D <0x0 0x01c40000 0x0 0x1100>, + <0x0 0x01e00000 0x0 0x2000000>, + <0x0 0x03e00000 0x0 0x100000>, + <0x0 0x03f00000 0x0 0xa0000>, + <0x0 0x01c0a000 0x0 0x26000>; reg-names =3D "core", "chnls", "obsrvr", "intr", "cnfg"; interrupt-names =3D "periph_irq"; interrupts =3D ; @@ -720,12 +721,13 @@ spmi_bus: spmi@1c40000 { =20 rpm_msg_ram: sram@45f0000 { compatible =3D "qcom,rpm-msg-ram"; - reg =3D <0x045f0000 0x7000>; + reg =3D <0x0 0x045f0000 0x0 0x7000>; }; =20 sdhc_1: mmc@4744000 { compatible =3D "qcom,sm6125-sdhci", "qcom,sdhci-msm-v5"; - reg =3D <0x04744000 0x1000>, <0x04745000 0x1000>; + reg =3D <0x0 0x04744000 0x0 0x1000>, + <0x0 0x04745000 0x0 0x1000>; reg-names =3D "hc", "cqhci"; =20 interrupts =3D , @@ -752,7 +754,7 @@ sdhc_1: mmc@4744000 { =20 sdhc_2: mmc@4784000 { compatible =3D "qcom,sm6125-sdhci", "qcom,sdhci-msm-v5"; - reg =3D <0x04784000 0x1000>; + reg =3D <0x0 0x04784000 0x0 0x1000>; reg-names =3D "hc"; =20 interrupts =3D , @@ -780,7 +782,8 @@ sdhc_2: mmc@4784000 { =20 ufs_mem_hc: ufshc@4804000 { compatible =3D "qcom,sm6125-ufshc", "qcom,ufshc", "jedec,ufs-2.0"; - reg =3D <0x04804000 0x3000>, <0x04810000 0x8000>; + reg =3D <0x0 0x04804000 0x0 0x3000>, + <0x0 0x04810000 0x0 0x8000>; reg-names =3D "std", "ice"; interrupts =3D ; =20 @@ -825,7 +828,7 @@ ufs_mem_hc: ufshc@4804000 { =20 ufs_mem_phy: phy@4807000 { compatible =3D "qcom,sm6125-qmp-ufs-phy"; - reg =3D <0x04807000 0xdb8>; + reg =3D <0x0 0x04807000 0x0 0xdb8>; =20 clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>, <&gcc GCC_UFS_PHY_PHY_AUX_CLK>, @@ -846,7 +849,7 @@ ufs_mem_phy: phy@4807000 { =20 gpi_dma0: dma-controller@4a00000 { compatible =3D "qcom,sm6125-gpi-dma", "qcom,sdm845-gpi-dma"; - reg =3D <0x04a00000 0x60000>; + reg =3D <0x0 0x04a00000 0x0 0x60000>; interrupts =3D , , , @@ -864,19 +867,19 @@ gpi_dma0: dma-controller@4a00000 { =20 qupv3_id_0: geniqup@4ac0000 { compatible =3D "qcom,geni-se-qup"; - reg =3D <0x04ac0000 0x2000>; + reg =3D <0x0 0x04ac0000 0x0 0x2000>; clocks =3D <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>, <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>; clock-names =3D "m-ahb", "s-ahb"; iommus =3D <&apps_smmu 0x123 0x0>; - #address-cells =3D <1>; - #size-cells =3D <1>; + #address-cells =3D <2>; + #size-cells =3D <2>; ranges; status =3D "disabled"; =20 i2c0: i2c@4a80000 { compatible =3D "qcom,geni-i2c"; - reg =3D <0x04a80000 0x4000>; + reg =3D <0x0 0x04a80000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP0_S0_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -893,7 +896,7 @@ i2c0: i2c@4a80000 { =20 spi0: spi@4a80000 { compatible =3D "qcom,geni-spi"; - reg =3D <0x04a80000 0x4000>; + reg =3D <0x0 0x04a80000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP0_S0_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -910,7 +913,7 @@ spi0: spi@4a80000 { =20 i2c1: i2c@4a84000 { compatible =3D "qcom,geni-i2c"; - reg =3D <0x04a84000 0x4000>; + reg =3D <0x0 0x04a84000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP0_S1_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -927,7 +930,7 @@ i2c1: i2c@4a84000 { =20 i2c2: i2c@4a88000 { compatible =3D "qcom,geni-i2c"; - reg =3D <0x04a88000 0x4000>; + reg =3D <0x0 0x04a88000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP0_S2_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -944,7 +947,7 @@ i2c2: i2c@4a88000 { =20 spi2: spi@4a88000 { compatible =3D "qcom,geni-spi"; - reg =3D <0x04a88000 0x4000>; + reg =3D <0x0 0x04a88000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP0_S2_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -961,7 +964,7 @@ spi2: spi@4a88000 { =20 i2c3: i2c@4a8c000 { compatible =3D "qcom,geni-i2c"; - reg =3D <0x04a8c000 0x4000>; + reg =3D <0x0 0x04a8c000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP0_S3_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -978,7 +981,7 @@ i2c3: i2c@4a8c000 { =20 i2c4: i2c@4a90000 { compatible =3D "qcom,geni-i2c"; - reg =3D <0x04a90000 0x4000>; + reg =3D <0x0 0x04a90000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP0_S4_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -995,7 +998,7 @@ i2c4: i2c@4a90000 { =20 uart4: serial@4a90000 { compatible =3D "qcom,geni-debug-uart"; - reg =3D <0x04a90000 0x4000>; + reg =3D <0x0 0x04a90000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP0_S4_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -1007,7 +1010,7 @@ uart4: serial@4a90000 { =20 gpi_dma1: dma-controller@4c00000 { compatible =3D "qcom,sm6125-gpi-dma", "qcom,sdm845-gpi-dma"; - reg =3D <0x04c00000 0x60000>; + reg =3D <0x0 0x04c00000 0x0 0x60000>; interrupts =3D , , , @@ -1025,19 +1028,19 @@ gpi_dma1: dma-controller@4c00000 { =20 qupv3_id_1: geniqup@4cc0000 { compatible =3D "qcom,geni-se-qup"; - reg =3D <0x04cc0000 0x2000>; + reg =3D <0x0 0x04cc0000 0x0 0x2000>; clocks =3D <&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>, <&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>; clock-names =3D "m-ahb", "s-ahb"; iommus =3D <&apps_smmu 0x143 0x0>; - #address-cells =3D <1>; - #size-cells =3D <1>; + #address-cells =3D <2>; + #size-cells =3D <2>; ranges; status =3D "disabled"; =20 i2c5: i2c@4c80000 { compatible =3D "qcom,geni-i2c"; - reg =3D <0x04c80000 0x4000>; + reg =3D <0x0 0x04c80000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP1_S0_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -1054,7 +1057,7 @@ i2c5: i2c@4c80000 { =20 spi5: spi@4c80000 { compatible =3D "qcom,geni-spi"; - reg =3D <0x04c80000 0x4000>; + reg =3D <0x0 0x04c80000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP1_S0_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -1071,7 +1074,7 @@ spi5: spi@4c80000 { =20 i2c6: i2c@4c84000 { compatible =3D "qcom,geni-i2c"; - reg =3D <0x04c84000 0x4000>; + reg =3D <0x0 0x04c84000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP1_S1_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -1088,7 +1091,7 @@ i2c6: i2c@4c84000 { =20 spi6: spi@4c84000 { compatible =3D "qcom,geni-spi"; - reg =3D <0x04c84000 0x4000>; + reg =3D <0x0 0x04c84000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP1_S1_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -1105,7 +1108,7 @@ spi6: spi@4c84000 { =20 i2c7: i2c@4c88000 { compatible =3D "qcom,geni-i2c"; - reg =3D <0x04c88000 0x4000>; + reg =3D <0x0 0x04c88000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP1_S2_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -1122,7 +1125,7 @@ i2c7: i2c@4c88000 { =20 i2c8: i2c@4c8c000 { compatible =3D "qcom,geni-i2c"; - reg =3D <0x04c8c000 0x4000>; + reg =3D <0x0 0x04c8c000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP1_S3_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -1139,7 +1142,7 @@ i2c8: i2c@4c8c000 { =20 spi8: spi@4c8c000 { compatible =3D "qcom,geni-spi"; - reg =3D <0x04c8c000 0x4000>; + reg =3D <0x0 0x04c8c000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP1_S3_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -1156,7 +1159,7 @@ spi8: spi@4c8c000 { =20 i2c9: i2c@4c90000 { compatible =3D "qcom,geni-i2c"; - reg =3D <0x04c90000 0x4000>; + reg =3D <0x0 0x04c90000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP1_S4_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -1173,7 +1176,7 @@ i2c9: i2c@4c90000 { =20 spi9: spi@4c90000 { compatible =3D "qcom,geni-spi"; - reg =3D <0x04c90000 0x4000>; + reg =3D <0x0 0x04c90000 0x0 0x4000>; clocks =3D <&gcc GCC_QUPV3_WRAP1_S4_CLK>; clock-names =3D "se"; interrupts =3D ; @@ -1191,9 +1194,9 @@ spi9: spi@4c90000 { =20 usb3: usb@4ef8800 { compatible =3D "qcom,sm6125-dwc3", "qcom,dwc3"; - reg =3D <0x04ef8800 0x400>; - #address-cells =3D <1>; - #size-cells =3D <1>; + reg =3D <0x0 0x04ef8800 0x0 0x400>; + #address-cells =3D <2>; + #size-cells =3D <2>; ranges; =20 clocks =3D <&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>, @@ -1228,7 +1231,7 @@ usb3: usb@4ef8800 { =20 usb3_dwc3: usb@4e00000 { compatible =3D "snps,dwc3"; - reg =3D <0x04e00000 0xcd00>; + reg =3D <0x0 0x04e00000 0x0 0xcd00>; interrupts =3D ; iommus =3D <&apps_smmu 0x100 0x0>; phys =3D <&hsusb_phy1>; @@ -1257,12 +1260,12 @@ usb_dwc3_hs: endpoint { =20 sram@4690000 { compatible =3D "qcom,rpm-stats"; - reg =3D <0x04690000 0x10000>; + reg =3D <0x0 0x04690000 0x0 0x10000>; }; =20 mdss: display-subsystem@5e00000 { compatible =3D "qcom,sm6125-mdss"; - reg =3D <0x05e00000 0x1000>; + reg =3D <0x0 0x05e00000 0x0 0x1000>; reg-names =3D "mdss"; =20 interrupts =3D ; @@ -1282,16 +1285,16 @@ mdss: display-subsystem@5e00000 { =20 iommus =3D <&apps_smmu 0x400 0x0>; =20 - #address-cells =3D <1>; - #size-cells =3D <1>; + #address-cells =3D <2>; + #size-cells =3D <2>; ranges; =20 status =3D "disabled"; =20 mdss_mdp: display-controller@5e01000 { compatible =3D "qcom,sm6125-dpu"; - reg =3D <0x05e01000 0x83208>, - <0x05eb0000 0x3000>; + reg =3D <0x0 0x05e01000 0x0 0x83208>, + <0x0 0x05eb0000 0x0 0x3000>; reg-names =3D "mdp", "vbif"; =20 interrupt-parent =3D <&mdss>; @@ -1361,7 +1364,7 @@ opp-400000000 { =20 mdss_dsi0: dsi@5e94000 { compatible =3D "qcom,sm6125-dsi-ctrl", "qcom,mdss-dsi-ctrl"; - reg =3D <0x05e94000 0x400>; + reg =3D <0x0 0x05e94000 0x0 0x400>; reg-names =3D "dsi_ctrl"; =20 interrupt-parent =3D <&mdss>; @@ -1430,9 +1433,9 @@ opp-187500000 { =20 mdss_dsi0_phy: phy@5e94400 { compatible =3D "qcom,sm6125-dsi-phy-14nm"; - reg =3D <0x05e94400 0x100>, - <0x05e94500 0x300>, - <0x05e94800 0x188>; + reg =3D <0x0 0x05e94400 0x0 0x100>, + <0x0 0x05e94500 0x0 0x300>, + <0x0 0x05e94800 0x0 0x188>; reg-names =3D "dsi_phy", "dsi_phy_lane", "dsi_pll"; @@ -1454,7 +1457,7 @@ mdss_dsi0_phy: phy@5e94400 { =20 dispcc: clock-controller@5f00000 { compatible =3D "qcom,sm6125-dispcc"; - reg =3D <0x05f00000 0x20000>; + reg =3D <0x0 0x05f00000 0x0 0x20000>; =20 clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>, <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, @@ -1483,7 +1486,7 @@ dispcc: clock-controller@5f00000 { =20 apps_smmu: iommu@c600000 { compatible =3D "qcom,sm6125-smmu-500", "qcom,smmu-500", "arm,mmu-500"; - reg =3D <0x0c600000 0x80000>; + reg =3D <0x0 0x0c600000 0x0 0x80000>; interrupts =3D , , , @@ -1557,74 +1560,74 @@ apps_smmu: iommu@c600000 { apcs_glb: mailbox@f111000 { compatible =3D "qcom,sm6125-apcs-hmss-global", "qcom,msm8994-apcs-kpss-global"; - reg =3D <0x0f111000 0x1000>; + reg =3D <0x0 0x0f111000 0x0 0x1000>; =20 #mbox-cells =3D <1>; }; =20 timer@f120000 { compatible =3D "arm,armv7-timer-mem"; - #address-cells =3D <1>; + #address-cells =3D <2>; #size-cells =3D <1>; - ranges; - reg =3D <0x0f120000 0x1000>; + reg =3D <0x0 0x0f120000 0x0 0x1000>; + ranges =3D <0x0 0x0 0x0 0x0 0x20000000>; clock-frequency =3D <19200000>; =20 frame@f121000 { frame-number =3D <0>; interrupts =3D , ; - reg =3D <0x0f121000 0x1000>, - <0x0f122000 0x1000>; + reg =3D <0x0 0x0f121000 0x1000>, + <0x0 0x0f122000 0x1000>; }; =20 frame@f123000 { frame-number =3D <1>; interrupts =3D ; - reg =3D <0x0f123000 0x1000>; + reg =3D <0x0 0x0f123000 0x1000>; status =3D "disabled"; }; =20 frame@f124000 { frame-number =3D <2>; interrupts =3D ; - reg =3D <0x0f124000 0x1000>; + reg =3D <0x0 0x0f124000 0x1000>; status =3D "disabled"; }; =20 frame@f125000 { frame-number =3D <3>; interrupts =3D ; - reg =3D <0x0f125000 0x1000>; + reg =3D <0x0 0x0f125000 0x1000>; status =3D "disabled"; }; =20 frame@f126000 { frame-number =3D <4>; interrupts =3D ; - reg =3D <0x0f126000 0x1000>; + reg =3D <0x0 0x0f126000 0x1000>; status =3D "disabled"; }; =20 frame@f127000 { frame-number =3D <5>; interrupts =3D ; - reg =3D <0x0f127000 0x1000>; + reg =3D <0x0 0x0f127000 0x1000>; status =3D "disabled"; }; =20 frame@f128000 { frame-number =3D <6>; interrupts =3D ; - reg =3D <0x0f128000 0x1000>; + reg =3D <0x0 0x0f128000 0x1000>; status =3D "disabled"; }; }; =20 intc: interrupt-controller@f200000 { compatible =3D "arm,gic-v3"; - reg =3D <0x0f200000 0x20000>, - <0x0f300000 0x100000>; + reg =3D <0x0 0x0f200000 0x0 0x20000>, + <0x0 0x0f300000 0x0 0x100000>; #interrupt-cells =3D <3>; interrupt-controller; interrupts =3D ; --=20 2.53.0