From nobody Fri Apr 3 04:35:26 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 97552314D07 for ; Wed, 25 Mar 2026 05:44:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774417453; cv=none; b=B8sQmg+7QTU+LWV+8sdk4x88M6Ids/b8rS/2bcRTMRKV6d+34XdR1oHJ8hknU7mB+mJJIvz3eDEZCCbvCCfypEKgm6oonksu9/H9xxeibyqI0Vp2iDBDrwDThGWn3Ja8l5YXlu5y7Rd9EHzg+5rb6yPyacLdiIN/+oEHXzm6PMU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774417453; c=relaxed/simple; bh=tsL6V64wIF8Vfwl80JY3mqBfH+J4HRNO08L5h5sdEfE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=pmZ4g1rohN4AGP8glQqFC0LWqzadzfZgyMcilbx6pdw1XWGX0ePmh5w2/Ecuxsxp0hKSSzFuTMC6cKBGZHd6g1uIfeqLyaG9e0QWu1aljPT0yiL0yblE4H95847iQvMnQwsZzyoeLPknihLxyvUjBklVuePFdJLXU15/D5sFEKs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=NiZGZjY3; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=I4G2iMKJ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="NiZGZjY3"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="I4G2iMKJ" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62P4qwBh989024 for ; Wed, 25 Mar 2026 05:44:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= JQzcZFRQRIe3UKXb4FlRrFEi/jWZoZmnUtf/AMN/Ogw=; b=NiZGZjY3SFMHnPFt X0WQNpSEZD9A6EaXQ+f5Snw3WZSTbTjt4qJQDM9us1cuNp83RTnmPrDiMJ2K5c0n 50Q/vNdr+jOo6JXeWGA6YswxpEFgCAK3dslJjzBVVE2NQgAa/9+DHTv1/9vsMMiE VQlNW/5sm9tq/szqsa68u7JE9jhQtSBrsaAYglrrVMVnemtTdzviRssY8RViFzyZ TFufeOBJNVVRK5aKBtLTjbt2BgxpQiIoHd2uD1IXvN9hOWBYU9KklyTKHvwbidnl 433DnG6XuC945cf1aErJXIdKjJUNOvyXYV8xw/AWD8Btw/Errc310h94wpedF0ji 7m1GZg== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d3u0m38tn-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 25 Mar 2026 05:44:09 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2b0565d77a6so30077095ad.2 for ; Tue, 24 Mar 2026 22:44:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774417449; x=1775022249; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=JQzcZFRQRIe3UKXb4FlRrFEi/jWZoZmnUtf/AMN/Ogw=; b=I4G2iMKJPrTSUK3KQyto5rL3c3WHlS2qYNpywFfUaiBQh+pUWugar3nWQmWf7dVko6 6pgsfULtl+f9QmNf0B+sDoLeUnhUl7H7ClpUT11QDjgfr+dd6pGJFdBbMUfctwBugss7 Owk7W88BLajuyTiC8OqcN/BzTfseJwIREm/V8bqDcgRmW/Tmgy2rPP8EyWTGOf1Zs3Rb FLVtetDutS48t7gdKp36wTJ0WFO3j7fTo0TkjlKpwhzzWB8jent+wi7QsUswnR6cxIcD hy1GHrHs4bkHfDKvDk+hft4QPimgf7/zL0TVfmIpIOcybubv62rglHkTjEVm4sYPjlWT 9Oiw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774417449; x=1775022249; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=JQzcZFRQRIe3UKXb4FlRrFEi/jWZoZmnUtf/AMN/Ogw=; b=r5n1TsjZN1loIXSLTOzDtEmfZ+d+6JwYdTawoXGTuv62PCAmIhfjVzHBv5scAKnllt jqYakN3LPsqXQtXO/bRYdegI8onqKl02et7UUGAXp+SB9GXfp7X+HFln5gePrC4SgWsL XjEQSJGaizVNhLtgxWKuthB+47ZlVPN7klaId4BR611FNgYqaI4S2JoK1AFsln8EIp7y 26+aqidkFVZJLRwmQgibIi33xlUJraHHvYy2AnSGAF43SPv3AEa2FBZsM5ALovlBXT+t TiOQ3v7uktOjQMTCZVA9GxbfBGqJdo4CykdCrFQzgRPUfggUZ0DT7nCeZwt9D9thNTqf j10Q== X-Forwarded-Encrypted: i=1; AJvYcCUQJt2pYDUhRyDjd33bKRN7VeJeDSCf+n8Rl4FvxEwvTGXwLplDvPq9GvQz4ioTHlmufUU5GP9EmQwEgks=@vger.kernel.org X-Gm-Message-State: AOJu0YxAtSfiVIHHgiCwcxPT0hHN9dSYg0IQfK7WDFLcWpulbiDqeZPu LhbepyQNGwLxrpodrUeSQHZ11/PBJtUHb/txxKrKtXnXuTGRT80/IrQthL9e3cAFkSMkSpbBZK1 XhlgVNcfUSPY+1mQS5EZM2BsniABBNHCSfAMTVlWpJJFSVQVkZJKo8d04aw6yJWJ/55wQvfNcli Q= X-Gm-Gg: ATEYQzyWk+QxjUaRUaRb4U4L57ZrvQcZhB9jmMX3FUnmIExYnuy6Ga5C6ochBRLfxCh X/x9mhQXVVN+//SdaevCCycq/ViXrzDsjnC6d7Zh4qNsod3MdMPmKaA+YD3+H4F4C59cBuFy+Ik /G8tjMuDPUcX6ZdHPEOr61YXVp51biExu3i4VWTn4OfV+MvnHovVTCqJAjueOBZ5vL7O+fsYWkT ma44IQMxIbTXgWxH0Y6nVRnoAjLSo6Lm2ltjcC/0/1Hljadwl0dhDOBz1rG/TR8oA7z4rA6aSID A6fX+JxLSmj8scfLjBPFUFE1ckK1zDyMh50gpC1blPryJASrXj4B7vTjyh6Z/c42TFI9u7VL/aX YiTw54bt3+eTnu11sLkpx4f7VSU+WU5miAsjBxrtcpqvdL//56J8f1YaEb7bX/FqTqrAhoiNfKA 22k2BB0ws8dNcSEg== X-Received: by 2002:a17:902:d591:b0:2b0:4b3a:9b4b with SMTP id d9443c01a7336-2b0b09e8568mr25983995ad.16.1774417449097; Tue, 24 Mar 2026 22:44:09 -0700 (PDT) X-Received: by 2002:a17:902:d591:b0:2b0:4b3a:9b4b with SMTP id d9443c01a7336-2b0b09e8568mr25983705ad.16.1774417448521; Tue, 24 Mar 2026 22:44:08 -0700 (PDT) Received: from jinlmao-gv.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b0836556f6sm219985805ad.49.2026.03.24.22.44.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 24 Mar 2026 22:44:08 -0700 (PDT) From: Yingchao Deng Date: Wed, 25 Mar 2026 13:43:46 +0800 Subject: [PATCH v7 3/4] coresight: cti: add Qualcomm extended CTI identification and quirks Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260325-extended_cti-v7-3-bb406005089f@oss.qualcomm.com> References: <20260325-extended_cti-v7-0-bb406005089f@oss.qualcomm.com> In-Reply-To: <20260325-extended_cti-v7-0-bb406005089f@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Leo Yan , Alexander Shishkin Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Jinlong Mao , Tingwei Zhang , Jie Gan , quic_yingdeng@quicinc.com, Yingchao Deng X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774417433; l=6755; i=yingchao.deng@oss.qualcomm.com; s=20260324; h=from:subject:message-id; bh=tsL6V64wIF8Vfwl80JY3mqBfH+J4HRNO08L5h5sdEfE=; b=tx726oeyFvbCnTOQp3JfZzxjdXfeYZd1ALE7Mk5SBqWKrsk0fUv3xrS++jS3n/gLw8+YysSCU JbRLrJG20QuB580j1reWygEgD3vvB5fL+BsqdvMYSRq4aqPN0KgahME X-Developer-Key: i=yingchao.deng@oss.qualcomm.com; a=ed25519; pk=5tp504LR96W2IVT3sAbRCqWtoG16CxJVUnXJSfU8NlQ= X-Authority-Analysis: v=2.4 cv=IY6KmGqa c=1 sm=1 tr=0 ts=69c37629 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=7a10iwBbuTRWBBlgjiMA:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-ORIG-GUID: 9D5IaK8oYtQcSe8y6nNOFkbv-QDTC_6Z X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI1MDAzOCBTYWx0ZWRfX3RnYlIUzXCnM Zk6hevFbJvL3jOd+Uy4Mss1AdcA/Rdefuurfth9a706/QT2lwJLxjLmJbzTdpTxaJQxarZ76W73 R98FbTExlbDOPtSkhO7vvZ+lLjrECHvoADCPNfwH1ZdzdYMvqVEIoqaaXWFkqC5n8rv1vbb7sci 8eygVB0fwPkqSycVJrSeNtipUVzNucyv18EXvdgixb02SIRqmpuBF6k2uWQRgg4mvXynC48qdKa VMHoOHQ/J445NE5qNtR0nRk7KVOWlehEPxd397/4yiOwGbDpAJxQS2lWlYxLcxPUbzdt/PlDigE /kmN8D9YsBXiBs3RIeo+b/5WPzdCaAfevsEhg2TP+p090dffQMbD1jzPyvWvdeda48tv6sHVNGm D8QSyucJ/bTNxFWGP8DziVdtMPx/jD0zM8uvDQl6Gdxz/cZnLrztvItenF89iK7wuLbSkI4yNkt c5x1OWpVlSsKmEw9B+Q== X-Proofpoint-GUID: 9D5IaK8oYtQcSe8y6nNOFkbv-QDTC_6Z X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-25_02,2026-03-24_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 clxscore=1015 phishscore=0 malwarescore=0 suspectscore=0 adultscore=0 priorityscore=1501 spamscore=0 lowpriorityscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603250038 Qualcomm implements an extended variant of the ARM CoreSight CTI with a different register layout and vendor-specific behavior. While the programming model remains largely compatible, the register offsets differ from the standard ARM CTI and require explicit handling. Detect Qualcomm CTIs via the DEVARCH register and record this in the CTI driver data. Introduce a small mapping layer to translate standard CTI register offsets to Qualcomm-specific offsets, allowing the rest of the driver to use a common register access path. Additionally, handle a Qualcomm-specific quirk where the CLAIMSET register is incorrectly initialized to a non-zero value, which can cause tools or drivers to assume the component is already claimed. Clear the register during probe to reflect the actual unclaimed state. No functional change is intended for standard ARM CTI devices. Co-developed-by: Jinlong Mao Signed-off-by: Jinlong Mao Signed-off-by: Yingchao Deng --- drivers/hwtracing/coresight/coresight-cti-core.c | 26 +++++++++- drivers/hwtracing/coresight/coresight-cti.h | 1 + drivers/hwtracing/coresight/qcom-cti.h | 65 ++++++++++++++++++++= ++++ 3 files changed, 91 insertions(+), 1 deletion(-) diff --git a/drivers/hwtracing/coresight/coresight-cti-core.c b/drivers/hwt= racing/coresight/coresight-cti-core.c index 023993475a2e..afa83d411a4a 100644 --- a/drivers/hwtracing/coresight/coresight-cti-core.c +++ b/drivers/hwtracing/coresight/coresight-cti-core.c @@ -21,6 +21,7 @@ =20 #include "coresight-priv.h" #include "coresight-cti.h" +#include "qcom-cti.h" =20 /* * CTI devices can be associated with a PE, or be connected to CoreSight @@ -47,6 +48,10 @@ static void __iomem *cti_reg_addr(struct cti_drvdata *dr= vdata, u32 reg) u32 offset =3D CTI_REG_CLR_NR(reg); u32 nr =3D CTI_REG_GET_NR(reg); =20 + /* convert to qcom specific offset */ + if (unlikely(drvdata->is_qcom_cti)) + offset =3D cti_qcom_reg_off(offset); + return drvdata->base + offset + sizeof(u32) * nr; } =20 @@ -170,6 +175,9 @@ void cti_write_intack(struct device *dev, u32 ackval) /* DEVID[19:16] - number of CTM channels */ #define CTI_DEVID_CTMCHANNELS(devid_val) ((int) BMVAL(devid_val, 16, 19)) =20 +/* DEVARCH[31:21] - ARCHITECT */ +#define CTI_DEVARCH_ARCHITECT(devarch_val) ((int)BMVAL(devarch_val, 21, 31= )) + static int cti_set_default_config(struct device *dev, struct cti_drvdata *drvdata) { @@ -698,6 +706,7 @@ static int cti_probe(struct amba_device *adev, const st= ruct amba_id *id) struct coresight_desc cti_desc; struct coresight_platform_data *pdata =3D NULL; struct resource *res =3D &adev->res; + u32 devarch; =20 /* driver data*/ drvdata =3D devm_kzalloc(dev, sizeof(*drvdata), GFP_KERNEL); @@ -722,6 +731,20 @@ static int cti_probe(struct amba_device *adev, const s= truct amba_id *id) =20 raw_spin_lock_init(&drvdata->spinlock); =20 + devarch =3D readl_relaxed(drvdata->base + CORESIGHT_DEVARCH); + if (CTI_DEVARCH_ARCHITECT(devarch) =3D=3D ARCHITECT_QCOM) { + drvdata->is_qcom_cti =3D true; + /* + * QCOM CTI does not implement Claimtag functionality as + * per CoreSight specification, but its CLAIMSET register + * is incorrectly initialized to 0xF. This can mislead + * tools or drivers into thinking the component is claimed. + * + * Reset CLAIMSET to 0 to reflect that no claims are active. + */ + writel_relaxed(0, drvdata->base + CORESIGHT_CLAIMSET); + } + /* initialise CTI driver config values */ ret =3D cti_set_default_config(dev, drvdata); if (ret) @@ -778,7 +801,8 @@ static int cti_probe(struct amba_device *adev, const st= ruct amba_id *id) =20 /* all done - dec pm refcount */ pm_runtime_put(&adev->dev); - dev_info(&drvdata->csdev->dev, "CTI initialized\n"); + dev_info(&drvdata->csdev->dev, + "%sCTI initialized\n", drvdata->is_qcom_cti ? "QCOM " : ""); return 0; } =20 diff --git a/drivers/hwtracing/coresight/coresight-cti.h b/drivers/hwtracin= g/coresight/coresight-cti.h index 21bcdedcb95f..9c0896b17c24 100644 --- a/drivers/hwtracing/coresight/coresight-cti.h +++ b/drivers/hwtracing/coresight/coresight-cti.h @@ -187,6 +187,7 @@ struct cti_drvdata { raw_spinlock_t spinlock; struct cti_config config; struct list_head node; + bool is_qcom_cti; }; =20 /* diff --git a/drivers/hwtracing/coresight/qcom-cti.h b/drivers/hwtracing/cor= esight/qcom-cti.h new file mode 100644 index 000000000000..21a33b759b36 --- /dev/null +++ b/drivers/hwtracing/coresight/qcom-cti.h @@ -0,0 +1,65 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef _CORESIGHT_QCOM_CTI_H +#define _CORESIGHT_QCOM_CTI_H + +#include "coresight-cti.h" + +#define ARCHITECT_QCOM 0x477 + +/* CTI programming registers */ +#define QCOM_CTIINTACK 0x020 +#define QCOM_CTIAPPSET 0x004 +#define QCOM_CTIAPPCLEAR 0x008 +#define QCOM_CTIAPPPULSE 0x00C +#define QCOM_CTIINEN 0x400 +#define QCOM_CTIOUTEN 0x800 +#define QCOM_CTITRIGINSTATUS 0x040 +#define QCOM_CTITRIGOUTSTATUS 0x060 +#define QCOM_CTICHINSTATUS 0x080 +#define QCOM_CTICHOUTSTATUS 0x084 +#define QCOM_CTIGATE 0x088 +#define QCOM_ASICCTL 0x08c +/* Integration test registers */ +#define QCOM_ITCHINACK 0xE70 +#define QCOM_ITTRIGINACK 0xE80 +#define QCOM_ITCHOUT 0xE74 +#define QCOM_ITTRIGOUT 0xEA0 +#define QCOM_ITCHOUTACK 0xE78 +#define QCOM_ITTRIGOUTACK 0xEC0 +#define QCOM_ITCHIN 0xE7C +#define QCOM_ITTRIGIN 0xEE0 + +static noinline u32 cti_qcom_reg_off(u32 offset) +{ + switch (offset) { + case CTIINTACK: return QCOM_CTIINTACK; + case CTIAPPSET: return QCOM_CTIAPPSET; + case CTIAPPCLEAR: return QCOM_CTIAPPCLEAR; + case CTIAPPPULSE: return QCOM_CTIAPPPULSE; + case CTIINEN: return QCOM_CTIINEN; + case CTIOUTEN: return QCOM_CTIOUTEN; + case CTITRIGINSTATUS: return QCOM_CTITRIGINSTATUS; + case CTITRIGOUTSTATUS: return QCOM_CTITRIGOUTSTATUS; + case CTICHINSTATUS: return QCOM_CTICHINSTATUS; + case CTICHOUTSTATUS: return QCOM_CTICHOUTSTATUS; + case CTIGATE: return QCOM_CTIGATE; + case ASICCTL: return QCOM_ASICCTL; + case ITCHINACK: return QCOM_ITCHINACK; + case ITTRIGINACK: return QCOM_ITTRIGINACK; + case ITCHOUT: return QCOM_ITCHOUT; + case ITTRIGOUT: return QCOM_ITTRIGOUT; + case ITCHOUTACK: return QCOM_ITCHOUTACK; + case ITTRIGOUTACK: return QCOM_ITTRIGOUTACK; + case ITCHIN: return QCOM_ITCHIN; + case ITTRIGIN: return QCOM_ITTRIGIN; + + default: + return offset; + } +} + +#endif /* _CORESIGHT_QCOM_CTI_H */ --=20 2.43.0