From nobody Fri Apr 3 03:01:27 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 512F31684A4 for ; Wed, 25 Mar 2026 01:45:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774403124; cv=none; b=AXvvsdaUK52u0RWyTQ4FXEKWTnJ+wgduvgwyAH9HpNI3woT8VeNvH+KNvAzfKYqwnn18TcZTaz7oZnGxHdRw0v7sFtONzuJWbzjUWqV7zWBiYUNegekSa9JdZJZd2Vv03/qHh8OlNDzgFvEgjdz7oz0MwvEtjtYW958JtyO22fI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774403124; c=relaxed/simple; bh=sedttDXyuXE9uYs7PLyXHQ0et1sdnICphN++CAapsuU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=OLPfYWxn7Bo7EZ9cOqnYQnOwlEx8oK4L0y+jcXFyMUXr2kVkMk/Yb56slKT0b/6MeYzm/LS6GeTq4WRIxFcA/U9UrE7FcMNOwJdxH1vukkoLSn/Pk47swDiH+jgoEPWAz0IASbYoP6fWD14EafwTaUgtDZBi2ZsgeGdWy3plihQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=a+taRgVT; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=cqJF16cY; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="a+taRgVT"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="cqJF16cY" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62OJCf1Z989054 for ; Wed, 25 Mar 2026 01:45:21 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=o5yMmtF4VCeafjNbzr1y30 pbjKn/1LAEEmBkRSuiEK0=; b=a+taRgVTH/k+D7jHixJpsvyg9cUlgBF41CIWLX 0XuP6/8rR0Ui1a9e5TExLpAzXLb3dKc5XiogRp4A3F7AW0e6al7sHqylPTP7+241 kGC294j7sCu7iDcwcoj7yVUBogLNA0T7/b34JElQtHu4PoxrdbQg6EPKR7HDbMYG u9GT0JHELoaRqu6R01y0KAQ+MAIr1GoltaF81aaZw1RJNpot++O4NKxiC7Gty4NN +xiLBBBSUqPrQJSbBCgxz+eHv9FLgyzXHgvkrsIRoGJ2C28mZ79phNGEBF9qNfeN EH7AuDyNetgG/IjCcxKtviXdBmtAlPtWNbQe2d0Jd/YjB0xg== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d3u0m2jdm-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 25 Mar 2026 01:45:21 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-509044f54aaso106559131cf.1 for ; Tue, 24 Mar 2026 18:45:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774403120; x=1775007920; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=o5yMmtF4VCeafjNbzr1y30pbjKn/1LAEEmBkRSuiEK0=; b=cqJF16cYc4ra3dmD6we4TxjaeudL0tTeDd5MFdMRJNK1GIt4dpsTsrfGaQ8NQYK+mC NbYGlGsu61MLy9vEsJ9lpGyJGI5AM79sQO0RpuK0aRkbe1jlHkOvXlbkiXBPucm7riZM 93hIwuzymkZlIE7Dx8ekl6SyI67nZacuDu/xVP5Kn2q59kENLm+uDnBxuesIEoDvY75R uBeRJnyNlEN3HnmjtL7EniI4KBGRRmULaX4foW95tQ5YIuMuYP7zVv1toDczDWp3Bh0o wWP45oIwP+xXFnkSGW2CHUNAk5L0aYfOSX9OI5IC2S3O1+OxKlLXYEytL8MnM++7GUyl Ygwg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774403120; x=1775007920; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=o5yMmtF4VCeafjNbzr1y30pbjKn/1LAEEmBkRSuiEK0=; b=lJaennPKbHnQ2SM10C1j4Rwjvb/dDopJ1Gskrn1a8BPPRS3NFRjVrx8K3EEfYFkP0H GYYWw07s1uanTKZgwiXxivbPscD1XMnXIVVOk/OYC0qqMc4U+qHb6eB6VWZU1/PTNSJl 0mDMWOhWScLCjWhPv7HSTpl/s4W8f7q445R5HSbjqmqmMSu8sp1/ZwstQcBlgJFfsc2b dRlKY3UE07kUHXmm2Ft9MKomjnrxsrDJk/BDWN9rvOChryJ+YVZZYMCzeFoh/BlhEQQs /T7ghU/UFWJzX32uYHUk1R9yA1/ZsQvc8vN2TFHQANjWZYMUjVuZvoIbs67gRztlwLyz Zr2A== X-Forwarded-Encrypted: i=1; AJvYcCXylRYEb/3ovr69dRGU8dZNyr0XkOvC8qap2wvZc+E56TpYRUaXxZr7BNUKRrxrOMpxSiAy83uZ76+Cx5w=@vger.kernel.org X-Gm-Message-State: AOJu0YzdmkCLCvETg5IRkyphd0ZpsPfKKPpbqoOei52moigF6+UtbwEi YmU6e3Agn6SaCvV2rb+CDB4ZUbkQruDakzovngrP24RgsUrucJGGwLFhOt0dKlUaBcA8xVaqycZ 27s73ZQNbKCYby8Jm7j5cvh500a58JvRM7YtOhU9BX7iLhyIAZkJApjadfd3oMtT2XUU= X-Gm-Gg: ATEYQzxQ0eEjMUWoCnIPgY6iZU5AahD+/+QJt4Cso4ZfKnrXBzjpZA83rZ3oZXdHmdF kw6EumILnV06aDuEukdy285Q5CJ1yBflu95X0DTJpbrtVsngmiHgywOEBagH9d3byyPCEniszZF TZERUjoClbtQaxTLjJrl8ufsUuqPYI/n6lTqkrepLo9s8lwphUqG41L7/0jHFlaSjTXQMq3sYsp qOTZrnycvCNor0dXWD6C7k4+rKwqrB98MRUgYC4iRW248Y+Zn9ZrjHrW1BzXmKsmFdg5LHhdpN7 vQ51q09KowuSUArjJ+EiUUDveXOvi1RdZaJ7Fhv1I5jm7rj64yJdOa22JpYku2jeTuzOO42Em5h cqnvYiUSdZLHrE9BeHLwCF+E9fAHFKIxUSu+UHzyfLPA1beJEymMNHzt+omJ3Rd2sCLSPlPAVGx 48MZ7Qu4ft6h8VJu+RWoktuntPz7s5OROBBjw= X-Received: by 2002:ac8:5888:0:b0:50b:444c:e268 with SMTP id d75a77b69052e-50b80d2c161mr27668311cf.19.1774403120096; Tue, 24 Mar 2026 18:45:20 -0700 (PDT) X-Received: by 2002:ac8:5888:0:b0:50b:444c:e268 with SMTP id d75a77b69052e-50b80d2c161mr27667851cf.19.1774403119492; Tue, 24 Mar 2026 18:45:19 -0700 (PDT) Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5a285207365sm3517017e87.42.2026.03.24.18.45.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 24 Mar 2026 18:45:18 -0700 (PDT) From: Dmitry Baryshkov Date: Wed, 25 Mar 2026 03:45:12 +0200 Subject: [PATCH] ARM: dts: qcom: drop apq8084 support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260325-drop-8084-dt-v1-1-a0255a404355@oss.qualcomm.com> X-B4-Tracking: v=1; b=H4sIACg+w2kC/yXMTQ5EQBBA4atIrVVSyk9wFbHQupiaBdLNZJKOu 2ssv8V7Abw4FQ9tEsDJT72uS0SWJjB+hmUWVBsNTFxRziVat25YU12g3bHJyTANPJXGQkw2J5P +n13Xv/aH+cq43w84zwvLKotUcAAAAA== X-Change-ID: 20260325-drop-8084-dt-930b20a2f5bd To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.15.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=23227; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=sedttDXyuXE9uYs7PLyXHQ0et1sdnICphN++CAapsuU=; b=owGbwMvMwMXYbdNlx6SpcZXxtFoSQ+ZhO10DLu8GRZuTXRnbzkxTD7dmjPV4XPnJIoKj3qMw7 C+nxt9ORmMWBkYuBlkxRRafgpapMZuSwz7smFoPM4iVCWQKAxenAEzE6g4Hw6ZnbdmzwuUnPhNZ eeW8uF28702550rOjRFfTE/clL+jXP3heWlZZFim0NN3RlrqqWmzrR+FCSmeTdJ5HlxmE+C/6fv fJ3ZT2DS4MtruPDmj7KLLL6J6wCb1y4YXlvvXXY7pUcwRWO+57N8Wuc9/Dz/5PvG9yFy2JPclTx jalK3tn+3PtjsYzCd78dz1LYtCcnJn1Ca+2MIUOUuDSe157Lo2wUlXlt9kTJnLn3Vjr5jTpMMHX ut6S3DrXNFa+0viw61HbzQuJrjMKWV65RDVG8a4rUiiap0Zs0zi9B6bhg6eBbEXtcsihHTU1PZ3 BdW9+ccZkN53v/LXPGMTnqbWw9Xza859/bMhyPTCyqo3AA== X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Authority-Analysis: v=2.4 cv=IY6KmGqa c=1 sm=1 tr=0 ts=69c33e31 cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=ZGa7GEyFjCgo-S8m2JkA:9 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 X-Proofpoint-ORIG-GUID: a5XHdj4JegFprZDJAnvYxBs6CrzvSQGp X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI1MDAxMSBTYWx0ZWRfX2E4+UHAPiBDR t/MLCHK1KYcFrsm8OdecQyxD9YDlpy+JAlCa7fyeCImIxq10FjXSRqkrXtuNSPt9Ddw+6suNSL4 NoZtsdW4vrC15J/Fg7+1W1yGI2BMkwuPUbFx/4glFLyJ1UxQOe5ULVsdYIZbuB6WSAduj5PDII7 13ZJNvaYy+6yxAGZ9YMGILYIyZhkmnfKhln+LHi5BB765eahMnaBCd1M8TsFkU4xnUzM4NbWwfq GxDdMDeIilaKunfJ1QUvPdpcLkq/rfd7wQm0qzi2eGLCcTfH3zn3lyEoy+ITESeqPEYn6vITlez 4aiMN1rX2BpNPTbt75ADozQueY8d304IoBFSAArJSgv+th0urOFWBP0/+YnuPSCTnNzrcUz4D/z GubyeX/iDr3V31TDFFgHVTJHCCue/kZcfu8Szr9ilrLAe6jReqvc1l0lQvctr/UTjqv0SFXJHOF anHcSIGSowVObZyZVlw== X-Proofpoint-GUID: a5XHdj4JegFprZDJAnvYxBs6CrzvSQGp X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-24_04,2026-03-24_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 clxscore=1015 phishscore=0 malwarescore=0 suspectscore=0 adultscore=0 priorityscore=1501 spamscore=0 lowpriorityscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603250011 APQ8084 is one of the platforms which gained very little interest upstream. It doesn't look like the there was any interest in these devices since December 2019. Two devices supported upstream have very minumal DT files. Start forgetting about the platform by removing DT files. Signed-off-by: Dmitry Baryshkov --- ... and start dropping APQ8084-related drivers in +1 or +2 releases, if nobody objects. --- arch/arm/boot/dts/qcom/Makefile | 2 - arch/arm/boot/dts/qcom/qcom-apq8084-ifc6540.dts | 34 - arch/arm/boot/dts/qcom/qcom-apq8084-mtp.dts | 23 - arch/arm/boot/dts/qcom/qcom-apq8084.dtsi | 852 --------------------= ---- 4 files changed, 911 deletions(-) diff --git a/arch/arm/boot/dts/qcom/Makefile b/arch/arm/boot/dts/qcom/Makef= ile index c7873dcef154..32a44b02d2fa 100644 --- a/arch/arm/boot/dts/qcom/Makefile +++ b/arch/arm/boot/dts/qcom/Makefile @@ -14,8 +14,6 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D \ qcom-apq8064-asus-nexus7-flo.dtb \ qcom-apq8064-lg-nexus4-mako.dtb \ qcom-apq8074-dragonboard.dtb \ - qcom-apq8084-ifc6540.dtb \ - qcom-apq8084-mtp.dtb \ qcom-ipq4018-ap120c-ac.dtb \ qcom-ipq4018-ap120c-ac-bit.dtb \ qcom-ipq4018-jalapeno.dtb \ diff --git a/arch/arm/boot/dts/qcom/qcom-apq8084-ifc6540.dts b/arch/arm/boo= t/dts/qcom/qcom-apq8084-ifc6540.dts deleted file mode 100644 index 1df24c922be9..000000000000 --- a/arch/arm/boot/dts/qcom/qcom-apq8084-ifc6540.dts +++ /dev/null @@ -1,34 +0,0 @@ -// SPDX-License-Identifier: GPL-2.0 -#include "qcom-apq8084.dtsi" -#include "pma8084.dtsi" - -/ { - model =3D "Qualcomm APQ8084/IFC6540"; - compatible =3D "qcom,apq8084-sbc", "qcom,apq8084"; - - aliases { - serial0 =3D &blsp2_uart2; - usid0 =3D &pma8084_0; - }; - - chosen { - stdout-path =3D "serial0:115200n8"; - }; - - soc { - serial@f995e000 { - status =3D "okay"; - }; - }; -}; - -&sdhc_1 { - bus-width =3D <8>; - non-removable; - status =3D "okay"; -}; - -&sdhc_2 { - cd-gpios =3D <&tlmm 122 GPIO_ACTIVE_LOW>; - bus-width =3D <4>; -}; diff --git a/arch/arm/boot/dts/qcom/qcom-apq8084-mtp.dts b/arch/arm/boot/dt= s/qcom/qcom-apq8084-mtp.dts deleted file mode 100644 index d4e6aee034af..000000000000 --- a/arch/arm/boot/dts/qcom/qcom-apq8084-mtp.dts +++ /dev/null @@ -1,23 +0,0 @@ -// SPDX-License-Identifier: GPL-2.0 -#include "qcom-apq8084.dtsi" -#include "pma8084.dtsi" - -/ { - model =3D "Qualcomm APQ 8084-MTP"; - compatible =3D "qcom,apq8084-mtp", "qcom,apq8084"; - - aliases { - serial0 =3D &blsp2_uart2; - usid0 =3D &pma8084_0; - }; - - chosen { - stdout-path =3D "serial0:115200n8"; - }; - - soc { - serial@f995e000 { - status =3D "okay"; - }; - }; -}; diff --git a/arch/arm/boot/dts/qcom/qcom-apq8084.dtsi b/arch/arm/boot/dts/q= com/qcom-apq8084.dtsi deleted file mode 100644 index cee0694ef127..000000000000 --- a/arch/arm/boot/dts/qcom/qcom-apq8084.dtsi +++ /dev/null @@ -1,852 +0,0 @@ -// SPDX-License-Identifier: GPL-2.0 -/dts-v1/; - -#include -#include -#include - -/ { - #address-cells =3D <1>; - #size-cells =3D <1>; - model =3D "Qualcomm APQ 8084"; - compatible =3D "qcom,apq8084"; - interrupt-parent =3D <&intc>; - - reserved-memory { - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges; - - smem_mem: smem-region@fa00000 { - reg =3D <0xfa00000 0x200000>; - no-map; - }; - }; - - cpus { - #address-cells =3D <1>; - #size-cells =3D <0>; - - cpu@0 { - device_type =3D "cpu"; - compatible =3D "qcom,krait"; - reg =3D <0>; - enable-method =3D "qcom,kpss-acc-v2"; - next-level-cache =3D <&l2>; - qcom,acc =3D <&acc0>; - qcom,saw =3D <&saw0>; - cpu-idle-states =3D <&cpu_spc>; - }; - - cpu@1 { - device_type =3D "cpu"; - compatible =3D "qcom,krait"; - reg =3D <1>; - enable-method =3D "qcom,kpss-acc-v2"; - next-level-cache =3D <&l2>; - qcom,acc =3D <&acc1>; - qcom,saw =3D <&saw1>; - cpu-idle-states =3D <&cpu_spc>; - }; - - cpu@2 { - device_type =3D "cpu"; - compatible =3D "qcom,krait"; - reg =3D <2>; - enable-method =3D "qcom,kpss-acc-v2"; - next-level-cache =3D <&l2>; - qcom,acc =3D <&acc2>; - qcom,saw =3D <&saw2>; - cpu-idle-states =3D <&cpu_spc>; - }; - - cpu@3 { - device_type =3D "cpu"; - compatible =3D "qcom,krait"; - reg =3D <3>; - enable-method =3D "qcom,kpss-acc-v2"; - next-level-cache =3D <&l2>; - qcom,acc =3D <&acc3>; - qcom,saw =3D <&saw3>; - cpu-idle-states =3D <&cpu_spc>; - }; - - l2: l2-cache { - compatible =3D "cache"; - cache-level =3D <2>; - cache-unified; - qcom,saw =3D <&saw_l2>; - }; - - idle-states { - cpu_spc: cpu-spc { - compatible =3D "qcom,idle-state-spc", - "arm,idle-state"; - entry-latency-us =3D <150>; - exit-latency-us =3D <200>; - min-residency-us =3D <2000>; - }; - }; - }; - - memory { - device_type =3D "memory"; - reg =3D <0x0 0x0>; - }; - - firmware { - scm { - compatible =3D "qcom,scm-apq8084", "qcom,scm"; - clocks =3D <&gcc GCC_CE1_CLK> , <&gcc GCC_CE1_AXI_CLK>, <&gcc GCC_CE1_A= HB_CLK>; - clock-names =3D "core", "bus", "iface"; - }; - }; - - thermal-zones { - cpu0-thermal { - polling-delay-passive =3D <250>; - polling-delay =3D <1000>; - - thermal-sensors =3D <&tsens 5>; - - trips { - cpu_alert0: trip0 { - temperature =3D <75000>; - hysteresis =3D <2000>; - type =3D "passive"; - }; - cpu_crit0: trip1 { - temperature =3D <110000>; - hysteresis =3D <2000>; - type =3D "critical"; - }; - }; - }; - - cpu1-thermal { - polling-delay-passive =3D <250>; - polling-delay =3D <1000>; - - thermal-sensors =3D <&tsens 6>; - - trips { - cpu_alert1: trip0 { - temperature =3D <75000>; - hysteresis =3D <2000>; - type =3D "passive"; - }; - cpu_crit1: trip1 { - temperature =3D <110000>; - hysteresis =3D <2000>; - type =3D "critical"; - }; - }; - }; - - cpu2-thermal { - polling-delay-passive =3D <250>; - polling-delay =3D <1000>; - - thermal-sensors =3D <&tsens 7>; - - trips { - cpu_alert2: trip0 { - temperature =3D <75000>; - hysteresis =3D <2000>; - type =3D "passive"; - }; - cpu_crit2: trip1 { - temperature =3D <110000>; - hysteresis =3D <2000>; - type =3D "critical"; - }; - }; - }; - - cpu3-thermal { - polling-delay-passive =3D <250>; - polling-delay =3D <1000>; - - thermal-sensors =3D <&tsens 8>; - - trips { - cpu_alert3: trip0 { - temperature =3D <75000>; - hysteresis =3D <2000>; - type =3D "passive"; - }; - cpu_crit3: trip1 { - temperature =3D <110000>; - hysteresis =3D <2000>; - type =3D "critical"; - }; - }; - }; - }; - - cpu-pmu { - compatible =3D "qcom,krait-pmu"; - interrupts =3D ; - }; - - clocks { - xo_board: xo_board { - compatible =3D "fixed-clock"; - #clock-cells =3D <0>; - clock-frequency =3D <19200000>; - }; - - sleep_clk: sleep_clk { - compatible =3D "fixed-clock"; - #clock-cells =3D <0>; - clock-frequency =3D <32768>; - }; - }; - - timer { - compatible =3D "arm,armv7-timer"; - interrupts =3D , - , - , - ; - clock-frequency =3D <19200000>; - }; - - smem { - compatible =3D "qcom,smem"; - - qcom,rpm-msg-ram =3D <&rpm_msg_ram>; - memory-region =3D <&smem_mem>; - - hwlocks =3D <&tcsr_mutex 3>; - }; - - soc: soc { - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges; - compatible =3D "simple-bus"; - - intc: interrupt-controller@f9000000 { - compatible =3D "qcom,msm-qgic2"; - interrupt-controller; - #interrupt-cells =3D <3>; - reg =3D <0xf9000000 0x1000>, - <0xf9002000 0x1000>; - }; - - apcs: syscon@f9011000 { - compatible =3D "syscon"; - reg =3D <0xf9011000 0x1000>; - }; - - sram@fc190000 { - compatible =3D "qcom,apq8084-rpm-stats"; - reg =3D <0xfc190000 0x10000>; - }; - - qfprom: efuse@fc4bc000 { - compatible =3D "qcom,apq8084-qfprom", "qcom,qfprom"; - reg =3D <0xfc4bc000 0x1000>; - #address-cells =3D <1>; - #size-cells =3D <1>; - - tsens_base1: base1@d0 { - reg =3D <0xd0 0x1>; - bits =3D <0 8>; - }; - - tsens_s0_p1: s0-p1@d1 { - reg =3D <0xd1 0x1>; - bits =3D <0 6>; - }; - - tsens_s1_p1: s1-p1@d2 { - reg =3D <0xd1 0x2>; - bits =3D <6 6>; - }; - - tsens_s2_p1: s2-p1@d2 { - reg =3D <0xd2 0x2>; - bits =3D <4 6>; - }; - - tsens_s3_p1: s3-p1@d3 { - reg =3D <0xd3 0x1>; - bits =3D <2 6>; - }; - - tsens_s4_p1: s4-p1@d4 { - reg =3D <0xd4 0x1>; - bits =3D <0 6>; - }; - - tsens_s5_p1: s5-p1@d4 { - reg =3D <0xd4 0x2>; - bits =3D <6 6>; - }; - - tsens_s6_p1: s6-p1@d5 { - reg =3D <0xd5 0x2>; - bits =3D <4 6>; - }; - - tsens_s7_p1: s7-p1@d6 { - reg =3D <0xd6 0x1>; - bits =3D <2 6>; - }; - - tsens_s8_p1: s8-p1@d7 { - reg =3D <0xd7 0x1>; - bits =3D <0 6>; - }; - - tsens_mode: mode@d7 { - reg =3D <0xd7 0x1>; - bits =3D <6 2>; - }; - - tsens_s9_p1: s9-p1@d8 { - reg =3D <0xd8 0x1>; - bits =3D <0 6>; - }; - - tsens_s10_p1: s10-p1@d8 { - reg =3D <0xd8 0x2>; - bits =3D <6 6>; - }; - - tsens_base2: base2@d9 { - reg =3D <0xd9 0x2>; - bits =3D <4 8>; - }; - - tsens_s0_p2: s0-p2@da { - reg =3D <0xda 0x2>; - bits =3D <4 6>; - }; - - tsens_s1_p2: s1-p2@db { - reg =3D <0xdb 0x1>; - bits =3D <2 6>; - }; - - tsens_s2_p2: s2-p2@dc { - reg =3D <0xdc 0x1>; - bits =3D <0 6>; - }; - - tsens_s3_p2: s3-p2@dc { - reg =3D <0xdc 0x2>; - bits =3D <6 6>; - }; - - tsens_s4_p2: s4-p2@dd { - reg =3D <0xdd 0x2>; - bits =3D <4 6>; - }; - - tsens_s5_p2: s5-p2@de { - reg =3D <0xde 0x2>; - bits =3D <2 6>; - }; - - tsens_s6_p2: s6-p2@df { - reg =3D <0xdf 0x1>; - bits =3D <0 6>; - }; - - tsens_s7_p2: s7-p2@e0 { - reg =3D <0xe0 0x1>; - bits =3D <0 6>; - }; - - tsens_s8_p2: s8-p2@e0 { - reg =3D <0xe0 0x2>; - bits =3D <6 6>; - }; - - tsens_s9_p2: s9-p2@e1 { - reg =3D <0xe1 0x2>; - bits =3D <4 6>; - }; - - tsens_s10_p2: s10-p2@e2 { - reg =3D <0xe2 0x2>; - bits =3D <2 6>; - }; - - tsens_s5_p2_backup: s5-p2-backup@e3 { - reg =3D <0xe3 0x2>; - bits =3D <0 6>; - }; - - tsens_mode_backup: mode-backup@e3 { - reg =3D <0xe3 0x1>; - bits =3D <6 2>; - }; - - tsens_s6_p2_backup: s6-p2-backup@e4 { - reg =3D <0xe4 0x1>; - bits =3D <0 6>; - }; - - tsens_s7_p2_backup: s7-p2-backup@e4 { - reg =3D <0xe4 0x2>; - bits =3D <6 6>; - }; - - tsens_s8_p2_backup: s8-p2-backup@e5 { - reg =3D <0xe5 0x2>; - bits =3D <4 6>; - }; - - tsens_s9_p2_backup: s9-p2-backup@e6 { - reg =3D <0xe6 0x2>; - bits =3D <2 6>; - }; - - tsens_s10_p2_backup: s10-p2-backup@e7 { - reg =3D <0xe7 0x1>; - bits =3D <0 6>; - }; - - tsens_base1_backup: base1-backup@440 { - reg =3D <0x440 0x1>; - bits =3D <0 8>; - }; - - tsens_s0_p1_backup: s0-p1-backup@441 { - reg =3D <0x441 0x1>; - bits =3D <0 6>; - }; - - tsens_s1_p1_backup: s1-p1-backup@442 { - reg =3D <0x441 0x2>; - bits =3D <6 6>; - }; - - tsens_s2_p1_backup: s2-p1-backup@442 { - reg =3D <0x442 0x2>; - bits =3D <4 6>; - }; - - tsens_s3_p1_backup: s3-p1-backup@443 { - reg =3D <0x443 0x1>; - bits =3D <2 6>; - }; - - tsens_s4_p1_backup: s4-p1-backup@444 { - reg =3D <0x444 0x1>; - bits =3D <0 6>; - }; - - tsens_s5_p1_backup: s5-p1-backup@444 { - reg =3D <0x444 0x2>; - bits =3D <6 6>; - }; - - tsens_s6_p1_backup: s6-p1-backup@445 { - reg =3D <0x445 0x2>; - bits =3D <4 6>; - }; - - tsens_s7_p1_backup: s7-p1-backup@446 { - reg =3D <0x446 0x1>; - bits =3D <2 6>; - }; - - tsens_use_backup: use-backup@447 { - reg =3D <0x447 0x1>; - bits =3D <5 3>; - }; - - tsens_s8_p1_backup: s8-p1-backup@448 { - reg =3D <0x448 0x1>; - bits =3D <0 6>; - }; - - tsens_s9_p1_backup: s9-p1-backup@448 { - reg =3D <0x448 0x2>; - bits =3D <6 6>; - }; - - tsens_s10_p1_backup: s10-p1-backup@449 { - reg =3D <0x449 0x2>; - bits =3D <4 6>; - }; - - tsens_base2_backup: base2-backup@44a { - reg =3D <0x44a 0x2>; - bits =3D <2 8>; - }; - - tsens_s0_p2_backup: s0-p2-backup@44b { - reg =3D <0x44b 0x3>; - bits =3D <2 6>; - }; - - tsens_s1_p2_backup: s1-p2-backup@44c { - reg =3D <0x44c 0x1>; - bits =3D <0 6>; - }; - - tsens_s2_p2_backup: s2-p2-backup@44c { - reg =3D <0x44c 0x2>; - bits =3D <6 6>; - }; - - tsens_s3_p2_backup: s3-p2-backup@44d { - reg =3D <0x44d 0x2>; - bits =3D <4 6>; - }; - - tsens_s4_p2_backup: s4-p2-backup@44e { - reg =3D <0x44e 0x1>; - bits =3D <2 6>; - }; - }; - - tsens: thermal-sensor@fc4a9000 { - compatible =3D "qcom,msm8974-tsens", "qcom,tsens-v0_1"; - reg =3D <0xfc4a9000 0x1000>, /* TM */ - <0xfc4a8000 0x1000>; /* SROT */ - nvmem-cells =3D <&tsens_mode>, - <&tsens_base1>, <&tsens_base2>, - <&tsens_use_backup>, - <&tsens_mode_backup>, - <&tsens_base1_backup>, <&tsens_base2_backup>, - <&tsens_s0_p1>, <&tsens_s0_p2>, - <&tsens_s1_p1>, <&tsens_s1_p2>, - <&tsens_s2_p1>, <&tsens_s2_p2>, - <&tsens_s3_p1>, <&tsens_s3_p2>, - <&tsens_s4_p1>, <&tsens_s4_p2>, - <&tsens_s5_p1>, <&tsens_s5_p2>, - <&tsens_s6_p1>, <&tsens_s6_p2>, - <&tsens_s7_p1>, <&tsens_s7_p2>, - <&tsens_s8_p1>, <&tsens_s8_p2>, - <&tsens_s9_p1>, <&tsens_s9_p2>, - <&tsens_s10_p1>, <&tsens_s10_p2>, - <&tsens_s0_p1_backup>, <&tsens_s0_p2_backup>, - <&tsens_s1_p1_backup>, <&tsens_s1_p2_backup>, - <&tsens_s2_p1_backup>, <&tsens_s2_p2_backup>, - <&tsens_s3_p1_backup>, <&tsens_s3_p2_backup>, - <&tsens_s4_p1_backup>, <&tsens_s4_p2_backup>, - <&tsens_s5_p1_backup>, <&tsens_s5_p2_backup>, - <&tsens_s6_p1_backup>, <&tsens_s6_p2_backup>, - <&tsens_s7_p1_backup>, <&tsens_s7_p2_backup>, - <&tsens_s8_p1_backup>, <&tsens_s8_p2_backup>, - <&tsens_s9_p1_backup>, <&tsens_s9_p2_backup>, - <&tsens_s10_p1_backup>, <&tsens_s10_p2_backup>; - nvmem-cell-names =3D "mode", - "base1", "base2", - "use_backup", - "mode_backup", - "base1_backup", "base2_backup", - "s0_p1", "s0_p2", - "s1_p1", "s1_p2", - "s2_p1", "s2_p2", - "s3_p1", "s3_p2", - "s4_p1", "s4_p2", - "s5_p1", "s5_p2", - "s6_p1", "s6_p2", - "s7_p1", "s7_p2", - "s8_p1", "s8_p2", - "s9_p1", "s9_p2", - "s10_p1", "s10_p2", - "s0_p1_backup", "s0_p2_backup", - "s1_p1_backup", "s1_p2_backup", - "s2_p1_backup", "s2_p2_backup", - "s3_p1_backup", "s3_p2_backup", - "s4_p1_backup", "s4_p2_backup", - "s5_p1_backup", "s5_p2_backup", - "s6_p1_backup", "s6_p2_backup", - "s7_p1_backup", "s7_p2_backup", - "s8_p1_backup", "s8_p2_backup", - "s9_p1_backup", "s9_p2_backup", - "s10_p1_backup", "s10_p2_backup"; - #qcom,sensors =3D <11>; - interrupts =3D ; - interrupt-names =3D "uplow"; - #thermal-sensor-cells =3D <1>; - }; - timer@f9020000 { - #address-cells =3D <1>; - #size-cells =3D <1>; - ranges; - compatible =3D "arm,armv7-timer-mem"; - reg =3D <0xf9020000 0x1000>; - clock-frequency =3D <19200000>; - - frame@f9021000 { - frame-number =3D <0>; - interrupts =3D , - ; - reg =3D <0xf9021000 0x1000>, - <0xf9022000 0x1000>; - }; - - frame@f9023000 { - frame-number =3D <1>; - interrupts =3D ; - reg =3D <0xf9023000 0x1000>; - status =3D "disabled"; - }; - - frame@f9024000 { - frame-number =3D <2>; - interrupts =3D ; - reg =3D <0xf9024000 0x1000>; - status =3D "disabled"; - }; - - frame@f9025000 { - frame-number =3D <3>; - interrupts =3D ; - reg =3D <0xf9025000 0x1000>; - status =3D "disabled"; - }; - - frame@f9026000 { - frame-number =3D <4>; - interrupts =3D ; - reg =3D <0xf9026000 0x1000>; - status =3D "disabled"; - }; - - frame@f9027000 { - frame-number =3D <5>; - interrupts =3D ; - reg =3D <0xf9027000 0x1000>; - status =3D "disabled"; - }; - - frame@f9028000 { - frame-number =3D <6>; - interrupts =3D ; - reg =3D <0xf9028000 0x1000>; - status =3D "disabled"; - }; - }; - - saw0: power-manager@f9089000 { - compatible =3D "qcom,apq8084-saw2-v2.1-cpu", "qcom,saw2"; - reg =3D <0xf9089000 0x1000>, <0xf9009000 0x1000>; - }; - - saw1: power-manager@f9099000 { - compatible =3D "qcom,apq8084-saw2-v2.1-cpu", "qcom,saw2"; - reg =3D <0xf9099000 0x1000>, <0xf9009000 0x1000>; - }; - - saw2: power-manager@f90a9000 { - compatible =3D "qcom,apq8084-saw2-v2.1-cpu", "qcom,saw2"; - reg =3D <0xf90a9000 0x1000>, <0xf9009000 0x1000>; - }; - - saw3: power-manager@f90b9000 { - compatible =3D "qcom,apq8084-saw2-v2.1-cpu", "qcom,saw2"; - reg =3D <0xf90b9000 0x1000>, <0xf9009000 0x1000>; - }; - - saw_l2: power-manager@f9012000 { - compatible =3D "qcom,apq8084-saw2-v2.1-l2", "qcom,saw2"; - reg =3D <0xf9012000 0x1000>; - }; - - acc0: power-manager@f9088000 { - compatible =3D "qcom,kpss-acc-v2"; - reg =3D <0xf9088000 0x1000>, - <0xf9008000 0x1000>; - }; - - acc1: power-manager@f9098000 { - compatible =3D "qcom,kpss-acc-v2"; - reg =3D <0xf9098000 0x1000>, - <0xf9008000 0x1000>; - }; - - acc2: power-manager@f90a8000 { - compatible =3D "qcom,kpss-acc-v2"; - reg =3D <0xf90a8000 0x1000>, - <0xf9008000 0x1000>; - }; - - acc3: power-manager@f90b8000 { - compatible =3D "qcom,kpss-acc-v2"; - reg =3D <0xf90b8000 0x1000>, - <0xf9008000 0x1000>; - }; - - restart@fc4ab000 { - compatible =3D "qcom,pshold"; - reg =3D <0xfc4ab000 0x4>; - }; - - gcc: clock-controller@fc400000 { - compatible =3D "qcom,gcc-apq8084"; - #clock-cells =3D <1>; - #reset-cells =3D <1>; - #power-domain-cells =3D <1>; - reg =3D <0xfc400000 0x4000>; - clocks =3D <&xo_board>, - <&sleep_clk>, - <0>, /* ufs */ - <0>, - <0>, - <0>, - <0>, /* sata */ - <0>, - <0>; /* pcie */ - clock-names =3D "xo", - "sleep_clk", - "ufs_rx_symbol_0_clk_src", - "ufs_rx_symbol_1_clk_src", - "ufs_tx_symbol_0_clk_src", - "ufs_tx_symbol_1_clk_src", - "sata_asic0_clk", - "sata_rx_clk", - "pcie_pipe"; - }; - - tcsr_mutex: hwlock@fd484000 { - compatible =3D "qcom,apq8084-tcsr-mutex", "qcom,tcsr-mutex"; - reg =3D <0xfd484000 0x1000>; - #hwlock-cells =3D <1>; - }; - - rpm_msg_ram: sram@fc428000 { - compatible =3D "qcom,rpm-msg-ram"; - reg =3D <0xfc428000 0x4000>; - }; - - tlmm: pinctrl@fd510000 { - compatible =3D "qcom,apq8084-pinctrl"; - reg =3D <0xfd510000 0x4000>; - gpio-controller; - gpio-ranges =3D <&tlmm 0 0 147>; - #gpio-cells =3D <2>; - interrupt-controller; - #interrupt-cells =3D <2>; - interrupts =3D ; - }; - - blsp2_uart2: serial@f995e000 { - compatible =3D "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm"; - reg =3D <0xf995e000 0x1000>; - interrupts =3D ; - clocks =3D <&gcc GCC_BLSP2_UART2_APPS_CLK>, <&gcc GCC_BLSP2_AHB_CLK>; - clock-names =3D "core", "iface"; - status =3D "disabled"; - }; - - sdhc_1: mmc@f9824900 { - compatible =3D "qcom,apq8084-sdhci", "qcom,sdhci-msm-v4"; - reg =3D <0xf9824900 0x11c>, <0xf9824000 0x800>; - reg-names =3D "hc", "core"; - interrupts =3D , ; - interrupt-names =3D "hc_irq", "pwr_irq"; - clocks =3D <&gcc GCC_SDCC1_AHB_CLK>, - <&gcc GCC_SDCC1_APPS_CLK>, - <&xo_board>; - clock-names =3D "iface", "core", "xo"; - status =3D "disabled"; - }; - - sdhc_2: mmc@f98a4900 { - compatible =3D "qcom,apq8084-sdhci", "qcom,sdhci-msm-v4"; - reg =3D <0xf98a4900 0x11c>, <0xf98a4000 0x800>; - reg-names =3D "hc", "core"; - interrupts =3D , ; - interrupt-names =3D "hc_irq", "pwr_irq"; - clocks =3D <&gcc GCC_SDCC2_AHB_CLK>, - <&gcc GCC_SDCC2_APPS_CLK>, - <&xo_board>; - clock-names =3D "iface", "core", "xo"; - status =3D "disabled"; - }; - - spmi_bus: spmi@fc4cf000 { - compatible =3D "qcom,spmi-pmic-arb"; - reg-names =3D "core", "intr", "cnfg"; - reg =3D <0xfc4cf000 0x1000>, - <0xfc4cb000 0x1000>, - <0xfc4ca000 0x1000>; - interrupt-names =3D "periph_irq"; - interrupts =3D ; - qcom,ee =3D <0>; - qcom,channel =3D <0>; - #address-cells =3D <2>; - #size-cells =3D <0>; - interrupt-controller; - #interrupt-cells =3D <4>; - }; - }; - - rpm: remoteproc { - compatible =3D "qcom,apq8084-rpm-proc", "qcom,rpm-proc"; - - smd-edge { - interrupts =3D ; - qcom,ipc =3D <&apcs 8 0>; - qcom,smd-edge =3D <15>; - - rpm-requests { - compatible =3D "qcom,rpm-apq8084", "qcom,smd-rpm"; - qcom,smd-channels =3D "rpm_requests"; - - regulators-0 { - compatible =3D "qcom,rpm-pma8084-regulators"; - - pma8084_s1: s1 {}; - pma8084_s2: s2 {}; - pma8084_s3: s3 {}; - pma8084_s4: s4 {}; - pma8084_s5: s5 {}; - pma8084_s6: s6 {}; - pma8084_s7: s7 {}; - pma8084_s8: s8 {}; - pma8084_s9: s9 {}; - pma8084_s10: s10 {}; - pma8084_s11: s11 {}; - pma8084_s12: s12 {}; - - pma8084_l1: l1 {}; - pma8084_l2: l2 {}; - pma8084_l3: l3 {}; - pma8084_l4: l4 {}; - pma8084_l5: l5 {}; - pma8084_l6: l6 {}; - pma8084_l7: l7 {}; - pma8084_l8: l8 {}; - pma8084_l9: l9 {}; - pma8084_l10: l10 {}; - pma8084_l11: l11 {}; - pma8084_l12: l12 {}; - pma8084_l13: l13 {}; - pma8084_l14: l14 {}; - pma8084_l15: l15 {}; - pma8084_l16: l16 {}; - pma8084_l17: l17 {}; - pma8084_l18: l18 {}; - pma8084_l19: l19 {}; - pma8084_l20: l20 {}; - pma8084_l21: l21 {}; - pma8084_l22: l22 {}; - pma8084_l23: l23 {}; - pma8084_l24: l24 {}; - pma8084_l25: l25 {}; - pma8084_l26: l26 {}; - pma8084_l27: l27 {}; - - pma8084_lvs1: lvs1 {}; - pma8084_lvs2: lvs2 {}; - pma8084_lvs3: lvs3 {}; - pma8084_lvs4: lvs4 {}; - - pma8084_5vs1: 5vs1 {}; - }; - }; - }; - }; -}; --- base-commit: 85964cdcad0fac9a0eb7b87a0f9d88cc074b854c change-id: 20260325-drop-8084-dt-930b20a2f5bd Best regards, -- =20 With best wishes Dmitry