From nobody Fri Apr 3 02:59:56 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 491713D9046 for ; Wed, 25 Mar 2026 12:17:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774441034; cv=none; b=iBmqGriVU9Y84M+rQA9DeHipVWxNxFHnp0T/UgKegCFko+jR+Oad/f8pWkHudz39GZp0OC018AIeORnBnaX9KM/AvgNqYGmksSKAFzBPeZ2mF8UjK3TIh4KAtEw6tUciGsfQTaSNEwOs5T92J25d+FOwrzoaRr+5FfJD16gAL48= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774441034; c=relaxed/simple; bh=EwI/Ilroe2dcZtsTMAQYHEJswLAcBpbqNllMx+9MzZM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=mnR92eYG1oDkDKUZ2CDng4m7f1+7vT25+1l+Sh9w/3Gxk+L7BHOMvW6aqWtVOxNptEKb/RabPFoAB5E5MjZKYXqbfqnSUFaXRxPmKc9W39kE1HAlpfqwnC4CKvb34mkTId9+ILFM5jq0gR3/bJEVTdI0PIMXBvaQPtGLKj0ufu4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=WL52UEZW; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=eZHccwS8; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="WL52UEZW"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="eZHccwS8" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62PBGcRe1626551 for ; Wed, 25 Mar 2026 12:17:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DvYYLWhWfjzIYUd3a5Nk0Q+Nm2WxSO1rmYo5uvWd9qA=; b=WL52UEZW4vcAiX+8 Ggyf4Civ6+Bs8sWN0o8cLrl+9RCi+24uMydaz9RwFtoojBOrYYV676cOnOYYV3Zn q+oK4zyed2uEaOECGYiDzQ7pmzYRgntsngBepk2K1mI/EhbQz8I6vyn7X4u2dgTU asCbt86wRJjkm/5iorNlVMHvJ5Q8M0sEWaD0vO4V3iuejRboGv7X0xDMAM9VzGYO m4aTdIQW/blZBK8DbMSksz8DXn3VEY7YH7Rctgrj9mG0wMoHZYheoSP7U2WrNNZo FeqJaOjsV9DaywDf9KhWf4bzSPvyestGnilPVuJiIbYFUGyoBWZehRLVs7u5dELy 4HWCwQ== Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d489whnrm-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 25 Mar 2026 12:17:12 +0000 (GMT) Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-50b3544bc7bso24386161cf.2 for ; Wed, 25 Mar 2026 05:17:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774441032; x=1775045832; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=DvYYLWhWfjzIYUd3a5Nk0Q+Nm2WxSO1rmYo5uvWd9qA=; b=eZHccwS8UnH0dMlXAeyAPviuuRm4yYak4gFqgqMhY6Q/p3RT+7UtGbFBzXTD6fNB0S WTEhh4/PXkVr/3Wz5GlPXwMTHxRVjWa3jkjjDWBZ1VyLoFOaEc+dhhqiRG7KrpJwjoYS vXWjwp9o8kiy4YvaIyS8WeSz6QVgPNdi1ag05hMlLkYZs0Aq0gHbJQJ4rL1IC3bWElcQ ic9FRFYd/ERm73Wa4MYiv9tWTU7AREPZVnnbOj86UAFGf1OxB2hLKT38z1XO7rKoag0P 14QB3J3wbJGkUbsFbZ8xZrh7IA4ydBSo/ItHZIiP2uYMTF3mxVYafEB8CBSgyiSCN6og FObg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774441032; x=1775045832; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=DvYYLWhWfjzIYUd3a5Nk0Q+Nm2WxSO1rmYo5uvWd9qA=; b=GHhZhRA57dS7VEP3wMpxZbiJaenDmOg7hNwOrQZVr0w9TDrXCC3r/CFITopSDkZq7/ 4HNxvRpwmOgvGPdYhvi8Bct2wyv/UscUuYLEuex6x5JZDB9Q9adNvCpixNmhuT1hV0/z RymQFj0DRDwmnixDGbHIR82ZcHoGDXgLZ7MD3wdyLkUsQbrs4JpQN8kHo8edGX2Hbbv/ 4tBiPHLKlMuSvuHXlYDls8WZ7q4QHUwz2JnUa7Ug9oXwBLK8KcYqaFAUo2J+laPeEXUX UMet7iLS574KDjdReXz7ro/06jlVijeGMQ74FYrN1dUssn93hm6ImfzvjALRYyJZOgUl 9CQw== X-Forwarded-Encrypted: i=1; AJvYcCVyhD9OpiHqtu/H6Ih35XNg4hU5bt+ctbrCZ0FEQs7szn8u775cVtnORHHOmrA/ZjUdiA9G/wjZLIW8kxI=@vger.kernel.org X-Gm-Message-State: AOJu0YwXlexCythuwmrGbyiHnDpQRtkHSRexCDx0YfI1kaRQTCX5WCid tNiSy3ItK/dZra+Dw+nlosI74KlGMyxSqSpHzOneMKuW/QibDpB9NySvEW9b10CzXVjvJUfG0L8 jzlMTjHSVrHqJedcMGvLt7p/1SKZiu0NEvP8dbi3+MBlADDYNsVXZH+316EBHLVCl+Bw= X-Gm-Gg: ATEYQzztaKZHUHB3a1HQBPz0+nmAotRgE1/8Abbn585B9AkX2rpctD2VCsvFJBY75QN s7BqwPYaC8zTKtTBs+8FgZmjaPc2WY9RyJ/5sPdbESn0jefSYf0mFVEGIEtJ7KkARAAcXVPThNo gUDia9q4sEBaWXm1wph4wFTE+oLo6iXCKLx6uMUFJvPl3n4vFbHJVuf0q7fr3uFn0xsxAy6AqLo dWxqrcdOiRmQKaHNbH+fqglingJskruwlAmlv1FU8C4tbEANo9eN8ln22XygKT2Ear7HldFy4Co uWCAJg3LPU/jH8Pw+L7wobRbxL9Yvu3ZW0AzP4v1/Cy7dHZSbZyUh+zsTxXo0noUrjbvHAY3LTq mSEnOVAxDk6EnQUYe3JFzRPseadjxtjxpJYT7TTyAoU54 X-Received: by 2002:ac8:6906:0:b0:509:882:9e7a with SMTP id d75a77b69052e-50b80f2ba1fmr44135951cf.70.1774441031336; Wed, 25 Mar 2026 05:17:11 -0700 (PDT) X-Received: by 2002:ac8:6906:0:b0:509:882:9e7a with SMTP id d75a77b69052e-50b80f2ba1fmr44134931cf.70.1774441030584; Wed, 25 Mar 2026 05:17:10 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b8a106339sm6480356f8f.36.2026.03.25.05.17.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Mar 2026 05:17:09 -0700 (PDT) From: Krzysztof Kozlowski Date: Wed, 25 Mar 2026 13:16:46 +0100 Subject: [PATCH v3 5/8] dt-bindings: display/msm: qcom,eliza-mdss: Add Eliza SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260325-drm-display-eliza-v3-5-dc2b2f0c74a2@oss.qualcomm.com> References: <20260325-drm-display-eliza-v3-0-dc2b2f0c74a2@oss.qualcomm.com> In-Reply-To: <20260325-drm-display-eliza-v3-0-dc2b2f0c74a2@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Jonathan Marek , Krishna Manikandan , Neil Armstrong , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Dmitry Baryshkov , Krzysztof Kozlowski X-Mailer: b4 0.15.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=16867; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=EwI/Ilroe2dcZtsTMAQYHEJswLAcBpbqNllMx+9MzZM=; b=kA0DAAoBwTdm5oaLg9cByyZiAGnD0jOhxtybdiczdXXma1ol1bajlNlEaUIFckM2SCxnT5OWZ okCMwQAAQoAHRYhBN3SYig9ERsjO264qME3ZuaGi4PXBQJpw9IzAAoJEME3ZuaGi4PXsiQP/jqW 8iwDR+sklJqiSLHRZ+OZit+PWLoWB2r0iqJUX8l78rVlkmKypcKNofL9tjt2j2HfaQO7su/kKyn YhxyKcXlrU/o+KeqfoFA7wzLCODrAU8CWIStjt3cqKX/MY7TxijEP/r7Tqv6iY7ysXcJlLOq6uH AdSUyfuQihEwLtQ0hYWHOD/8b1T0p6tpLSa8wSgH6VZRJdGiTrcWchX0oHtvQTH3+llX4DT6q2w //oXL/XVDPbDqL48qzP+W9+gHMZda1Agt8scvJ2PV7k95zlChyQWpv9oQvN6YwFPSgX/aV92PXo doOgm4gH3N2Y6d5rOlxVV3b8kN3J4Y5xxuO9do1PKgulqD0aLJqfrDAzxPLMx1+geQf6zeDdp+V QOHWXypb2qt7SaGNIDPlHizW/jWMrDgrl/AZ0aqEwG/b9Z1ISIglwzfd8hC9dmsVg/ff7//lmhN wkTpnECKGtBmrCj+rbtX94UU2cIVIsWHJx7igr9Iq8mnvphDR/dVwttGwiyyM0MsNVjTJmJBDHA b+n8l6laygsupPZyg9vySXd5cuRwexWu6IV2CPIJ1dDel2hTMBSLIEGC81/t5OOhz7rCWsSECNf cjGoi2r1I91n6sVie5vJ/WVBNwzESFh+goRN+d5/WERF11SyUeeTB41NYy1hcG85Y2HErZbbGjm AHp2y X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-GUID: UJiDVRR4xuSzOZsoEOMKQpU2duOQqTnr X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzI1MDA4NyBTYWx0ZWRfX9jqXTbpPeJCp u8tgoY5Cy2heI6pgtnFsN8xNP+XU6MTs1i9Nqh88qamTqJGXfz4BKnOm1+OLZVfwIvliaoLw32y onWq4G3AWQgW2AwzOlLCKGrkEpseM1CY3aCt1KQy4lNcdrp1ruzVe4kgUMGKz0EP9MiwXfzDbyU V0OMS7X+r9AZXYIZJj7jCNpR5qDYngJojSXBk6b3HsHuMGbqVsGitQTEadq/HfMlPyUJnIPn+HR a0Gyg/q/MHs2yinO72gbnok8JR/tb4YFoE+2t3XhYoukLcCqcNX0L1jHfTuqSg/kUdJEfGukLV0 n0Sm8Nqx2IyCrYduStUjjgU8wOpThWA2QW+NFzRq96cC+vJss7RbvdxvrHDoXRStUIb4jskB4oU 70zGzsP8I5Fxfm7/YY3d94yoOvklWf8L2kT3vL0R+w/D5igno7gv3L7NKqfnCo4xV791GQvlyBp pQA4MRuENDVoNe133bw== X-Authority-Analysis: v=2.4 cv=e/gLiKp/ c=1 sm=1 tr=0 ts=69c3d248 cx=c_pps a=WeENfcodrlLV9YRTxbY/uA==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=wHLdSD0nsKlegPJtv6gA:9 a=QEXdDO2ut3YA:10 a=kacYvNCVWA4VmyqE58fU:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-ORIG-GUID: UJiDVRR4xuSzOZsoEOMKQpU2duOQqTnr X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-25_04,2026-03-24_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 bulkscore=0 clxscore=1015 impostorscore=0 adultscore=0 suspectscore=0 malwarescore=0 spamscore=0 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603250087 Add MDSS/MDP display subsystem for Qualcomm Eliza SoC, being overall a minor revision change against SM8750, but coming with few different components, like different DSI PHY, missing DP1 and added HDMI. The binding does not include HDMI description yet. Reviewed-by: Dmitry Baryshkov Signed-off-by: Krzysztof Kozlowski --- Changes in v2: 1. Fix build by decoupling from headers. --- .../bindings/display/msm/qcom,eliza-mdss.yaml | 494 +++++++++++++++++= ++++ 1 file changed, 494 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,eliza-mdss.= yaml b/Documentation/devicetree/bindings/display/msm/qcom,eliza-mdss.yaml new file mode 100644 index 000000000000..47938d13d1ca --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,eliza-mdss.yaml @@ -0,0 +1,494 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/qcom,eliza-mdss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Eliza SoC Display MDSS + +maintainers: + - Krzysztof Kozlowski + +description: + Eliza SoC Mobile Display Subsystem (MDSS) encapsulates sub-blocks like D= PU + display controller, DSI and DP interfaces etc. + +$ref: /schemas/display/msm/mdss-common.yaml# + +properties: + compatible: + const: qcom,eliza-mdss + + clocks: + items: + - description: Display AHB + - description: Display hf AXI + - description: Display core + + iommus: + maxItems: 1 + + interconnects: + items: + - description: Interconnect path from mdp0 port to the data bus + - description: Interconnect path from CPU to the reg bus + + interconnect-names: + items: + - const: mdp0-mem + - const: cpu-cfg + +patternProperties: + "^display-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dpu + + "^displayport-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dp + + "^dsi@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dsi-ctrl + + "^phy@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dsi-phy-4nm + +required: + - compatible + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + + display-subsystem@ae00000 { + compatible =3D "qcom,eliza-mdss"; + reg =3D <0x0ae00000 0x1000>; + reg-names =3D "mdss"; + ranges; + + interrupts =3D ; + + clocks =3D <&disp_cc_mdss_ahb_clk>, + <&gcc_disp_hf_axi_clk>, + <&disp_cc_mdss_mdp_clk>; + + resets =3D <&disp_cc_mdss_core_bcr>; + + interconnects =3D <&mmss_noc_master_mdp QCOM_ICC_TAG_ALWAYS + &mc_virt_slave_ebi1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc_master_appss_proc QCOM_ICC_TAG_ACTIVE_ON= LY + &config_noc_slave_display_cfg QCOM_ICC_TAG_ACTIVE= _ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&mdss_gdsc>; + + iommus =3D <&apps_smmu 0x800 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,eliza-dpu"; + reg =3D <0x0ae01000 0x93000>, + <0x0aeb0000 0x2008>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc_disp_hf_axi_clk>, + <&disp_cc_mdss_ahb_clk>, + <&disp_cc_mdss_mdp_lut_clk>, + <&disp_cc_mdss_mdp_clk>, + <&disp_cc_mdss_vsync_clk>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&disp_cc_mdss_vsync_clk>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf1_out: endpoint { + remote-endpoint =3D <&mdss_dsi0_in>; + }; + }; + + port@1 { + reg =3D <1>; + + dpu_intf2_out: endpoint { + remote-endpoint =3D <&mdss_dsi1_in>; + }; + }; + + port@2 { + reg =3D <2>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-150000000 { + opp-hz =3D /bits/ 64 <150000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-207000000 { + opp-hz =3D /bits/ 64 <207000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-342000000 { + opp-hz =3D /bits/ 64 <342000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz =3D /bits/ 64 <417000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz =3D /bits/ 64 <532000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-600000000 { + opp-hz =3D /bits/ 64 <600000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + + opp-660000000 { + opp-hz =3D /bits/ 64 <660000000>; + required-opps =3D <&rpmhpd_opp_turbo>; + }; + }; + }; + + dsi@ae94000 { + compatible =3D "qcom,eliza-dsi-ctrl", "qcom,sm8750-dsi-ctrl", = "qcom,mdss-dsi-ctrl"; + reg =3D <0x0ae94000 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 4>; + + clocks =3D <&disp_cc_mdss_byte0_clk>, + <&disp_cc_mdss_byte0_intf_clk>, + <&disp_cc_mdss_pclk0_clk>, + <&disp_cc_mdss_esc0_clk>, + <&disp_cc_mdss_ahb_clk>, + <&gcc_disp_hf_axi_clk>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&disp_cc_esync0_clk>, + <&disp_cc_osc_clk>, + <&disp_cc_mdss_byte0_clk_src>, + <&disp_cc_mdss_pclk0_clk_src>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dsi0_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi0_in: endpoint { + remote-endpoint =3D <&dpu_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi0_out: endpoint { + remote-endpoint =3D <&panel0_in>; + data-lanes =3D <0 1 2 3>; + }; + }; + }; + + mdss_dsi_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-140630000 { + opp-hz =3D /bits/ 64 <140630000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-187500000 { + opp-hz =3D /bits/ 64 <187500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-358000000 { + opp-hz =3D /bits/ 64 <358000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + + mdss_dsi0_phy: phy@ae95000 { + compatible =3D "qcom,eliza-dsi-phy-4nm", "qcom,sm8650-dsi-phy-= 4nm"; + reg =3D <0x0ae95000 0x200>, + <0x0ae95200 0x280>, + <0x0ae95500 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&disp_cc_mdss_ahb_clk>, + <&bi_tcxo_div2>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + vdds-supply =3D <&vreg_l2b>; + }; + + dsi@ae96000 { + compatible =3D "qcom,eliza-dsi-ctrl", "qcom,sm8750-dsi-ctrl", = "qcom,mdss-dsi-ctrl"; + reg =3D <0x0ae96000 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 5>; + + clocks =3D <&disp_cc_mdss_byte1_clk>, + <&disp_cc_mdss_byte1_intf_clk>, + <&disp_cc_mdss_pclk1_clk>, + <&disp_cc_mdss_esc1_clk>, + <&disp_cc_mdss_ahb_clk>, + <&gcc_disp_hf_axi_clk>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&disp_cc_esync1_clk>, + <&disp_cc_osc_clk>, + <&disp_cc_mdss_byte1_clk_src>, + <&disp_cc_mdss_pclk1_clk_src>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dsi1_phy>; + phy-names =3D "dsi"; + + vdda-supply =3D <&vreg_l4b>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi1_in: endpoint { + remote-endpoint =3D <&dpu_intf2_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi1_out: endpoint { + remote-endpoint =3D <&panel1_in>; + data-lanes =3D <0 1 2 3>; + }; + }; + }; + }; + + mdss_dsi1_phy: phy@ae97000 { + compatible =3D "qcom,eliza-dsi-phy-4nm", "qcom,sm8650-dsi-phy-= 4nm"; + reg =3D <0x0ae97000 0x200>, + <0x0ae97200 0x280>, + <0x0ae97500 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&disp_cc_mdss_ahb_clk>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + vdds-supply =3D <&vreg_l2b>; + }; + + displayport-controller@af54000 { + compatible =3D "qcom,eliza-dp", "qcom,sm8650-dp"; + reg =3D <0xaf54000 0x104>, + <0xaf54200 0xc0>, + <0xaf55000 0x770>, + <0xaf56000 0x9c>, + <0xaf57000 0x9c>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&disp_cc_mdss_ahb_clk>, + <&disp_cc_mdss_dptx0_aux_clk>, + <&disp_cc_mdss_dptx0_link_clk>, + <&disp_cc_mdss_dptx0_link_intf_clk>, + <&disp_cc_mdss_dptx0_pixel0_clk>, + <&disp_cc_mdss_dptx0_pixel1_clk>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&disp_cc_mdss_dptx0_link_clk_src>, + <&disp_cc_mdss_dptx0_pixel0_clk_src>, + <&disp_cc_mdss_dptx0_pixel1_clk_src>; + assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK= _CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DI= V_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DI= V_CLK>; + + operating-points-v2 =3D <&dp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + dp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-192000000 { + opp-hz =3D /bits/ 64 <192000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&usb_dp_qmpphy_dp_in>; + link-frequencies =3D /bits/ 64 <1620000000 2700000= 000 5400000000 8100000000>; + }; + }; + }; + }; + }; --=20 2.51.0