From nobody Sun Apr 5 18:22:10 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B6E203E0254 for ; Mon, 23 Mar 2026 20:13:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774296831; cv=none; b=qES9JAgulxAK3F3GJ0EcYqklozy2fzf7RLjwvjFG5Ch1gI/08FQBcX/YX/VLkOCSdGjMrPxOrn/pPbT0Xz9RFwm22aQNZ9aOEMvBvLD69yrBsIynbvzBpuQ6ZkyPdolymBipMdafBFZKGlzl6lpLrkQHdceR8zFwDPXuNZ6Ftlg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774296831; c=relaxed/simple; bh=4D9q9C/KDNPPGKfghm5SOHAW/QvZXC4Fp7RMJpvJjag=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=TfKC8bS97E/jZVtHO3bY1PjlWiy4keB/VCi3W4f6i7mPQ9FiPiqUTnctVVd5YdMiR87y9sLKYdc0BN0GgfiWSTtvKS1IFFgiKVmeZUuhwHnfJJtJnPUtc8kg3wFJrJIBkUWN5F1EVD+lnIu1j0Shf6SARLKzffF+SHe31395eA0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=OpH6XsGD; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=NZyxwEz3; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="OpH6XsGD"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="NZyxwEz3" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62NHquVm2832908 for ; Mon, 23 Mar 2026 20:13:49 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= zf9OgMQW8kjaOJM6YV3ZDejW7RqNIctSZqIvD7mhJNg=; b=OpH6XsGDtibgAOR7 WJf+yxZInuWfm0AxCIPK5gtZVLkpeHl71AgrpSZsJSwbx1ebeBo6VHtrpuxlSk2H vNd8VqM3yE7ryRjloLGw6w3hSHt4MM9h069+ltqozlhMq4wITUSPBGm51JcRlH/J MlTb1W1TEXyq9Sd5HFqDrquA75uuwjIIPH1J2PN8CXm3RoTnbEa1kA42GNNET1pM V+oCOXIPYsXvccn1bubFEtUbdn/bmS6I+igoSlqi/T3jEcv5kKtn3CbKWVEXGsf1 5YYDbdtH7UBjFM3WPI136nI8/MG59CPbuN4HCYacntZCrnQ/T8Z1iWjxJBr8YejS TvvGGw== Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d364jsgpe-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 23 Mar 2026 20:13:49 +0000 (GMT) Received: by mail-pg1-f198.google.com with SMTP id 41be03b00d2f7-c737b6686ddso2988300a12.3 for ; Mon, 23 Mar 2026 13:13:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774296828; x=1774901628; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=zf9OgMQW8kjaOJM6YV3ZDejW7RqNIctSZqIvD7mhJNg=; b=NZyxwEz3/QtCHgqmMseINKxqAMwqFtg+L9zSYap/oEuaAfxeWVpSbCwtma8RTGUpVk Ob1U5ony9L7oxwYztHu0Zrv55Ecr9+EalTBIMsLVqqTgx8ytYXvuVCBsmhUvhD8HVq14 zulFGFAX0EO6wAKDuX8dECr0gQ7xuw/oJvC73sUyOgbhICpNX8IcvWEckz7nlyQlWG+Q 5+l08LFYnwqLWy/QCODT1q7iaBCnwr213f4TUpVlUPMDsyj1mDgLRt65WyG5hsPhUJqj QgmF7ziwo9wvlxmNWrLdZ4tu8fxSWz1+ig6JVjZeuH9JFmqkZrj1ygfEL7PShZzQA0u9 IWVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774296828; x=1774901628; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=zf9OgMQW8kjaOJM6YV3ZDejW7RqNIctSZqIvD7mhJNg=; b=TjzMYzmVIUMuHVgxpgpPYTMYWSY9xEr4vU4nm53e8jv2EvFneDhRKw2YmLUhTUluEu w2BOM6jyllAG6UgTzlgOsi9wxq03kCsXMOMsSuaUtR+ulNbh5aA6VC1UgliEqWjVdG0g OkBMK1wfXchDo99NJlZIKLEPBI8bKO2phMHvYnrlrCUZrQQgv80Rs0DrFyiQoDJHIxtZ 0Fmn0c6vvw+3S477Qag/LQRXy8g8moBkkOzxxdrdvljr/Wqg5fYrDiohRZUWp2IsBm4f h7G3suDFgewUHbeRhf8RIYc8ZrTz6LMIV8AByL4wTrPPF3RFzcXof9bhZEwtVzPBZtiM MUyA== X-Forwarded-Encrypted: i=1; AJvYcCV0BJpT7N/xj7ogtJlZzd0c0rB+ilCXdyIe6T1eEVuupcq1RauzvVi9WdvoCHSkz6VLoq8AaO47LF5b4sA=@vger.kernel.org X-Gm-Message-State: AOJu0YzcJVpBaeG8Ak31bi4eoBTNogPrcvoLszx3iATGMlBqAQSYaYp+ iK5/aa7/7dYYmBfF2ChSKCtxDUOKtPAOueSibjeSN+sc5qpUpIMfXuTUWRw4bAnbhATUzx90LL6 jNodD9tMGlP1impE2hvBn2Zblm3PGkOiCDinu/js8k91h/Yv2T54ANXKFTReCv4Fw8zY= X-Gm-Gg: ATEYQzz0yaGybKF7jyfde+aN3cxibkHSjDKqUhdAlemO+/3iwrYd/8yEsiu/TCJI+ju FKXO11wlCze/+wUeK9PDgH0LDGwf9ynf63HLo3wuSVsQbpP4OR051mqYV5J97pa/NmZNtoLFZFY UN1oacNE0zHsAJDKM2Eg9HFJSRMFmNlqIONFPYScm2oQi+wfSl5huPaPggADYcGRyeE60k8WhRI 32uaOVxG8y+x431KsfW1YwOM5TKFK8tDtYqs4EOHwUrfHEKUkPEEBXG6+TIcKouokluo2TrAkaG LRoWNNdSuPTW/ldZVV3JAQiEq2bXnTcsnHpqzDBbYsqI/qtXaUeiCsP7qr1crEmJTfY7h18WVyV WYkF5J8HxUwQjkuc5lJw/PTC6MYElwYJks0rhWZ3OMcXWgg== X-Received: by 2002:a05:6a00:908e:b0:81f:3afe:281e with SMTP id d2e1a72fcca58-82a8c247e08mr10525712b3a.3.1774296828348; Mon, 23 Mar 2026 13:13:48 -0700 (PDT) X-Received: by 2002:a05:6a00:908e:b0:81f:3afe:281e with SMTP id d2e1a72fcca58-82a8c247e08mr10525689b3a.3.1774296827835; Mon, 23 Mar 2026 13:13:47 -0700 (PDT) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82b0409d148sm9510738b3a.29.2026.03.23.13.13.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Mar 2026 13:13:47 -0700 (PDT) From: Akhil P Oommen Date: Tue, 24 Mar 2026 01:42:24 +0530 Subject: [PATCH 12/16] drm/msm/a6xx: Add SKU detection support for X2-85 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260324-a8xx-gpu-batch2-v1-12-fc95b8d9c017@oss.qualcomm.com> References: <20260324-a8xx-gpu-batch2-v1-0-fc95b8d9c017@oss.qualcomm.com> In-Reply-To: <20260324-a8xx-gpu-batch2-v1-0-fc95b8d9c017@oss.qualcomm.com> To: Rob Clark , Sean Paul , Konrad Dybcio , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Antonino Maniscalco , Connor Abbott , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Akhil P Oommen X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774296753; l=8395; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=4D9q9C/KDNPPGKfghm5SOHAW/QvZXC4Fp7RMJpvJjag=; b=1xObmfn+e0DZqh5iORmJvf7AxvHH2VJWAdzdwD0fdLez9VuwcH4Eb16dXCUGwoFaamkuBDawz N5x4BdbWjegDXcBoLK1rf21/W8F+bXgpUncqcvk+cZHPwPEmWrVytvt X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Proofpoint-GUID: aRco1ASPkXCJdPJTGnx2lrEb9wSNExhF X-Proofpoint-ORIG-GUID: aRco1ASPkXCJdPJTGnx2lrEb9wSNExhF X-Authority-Analysis: v=2.4 cv=JcaxbEKV c=1 sm=1 tr=0 ts=69c19efd cx=c_pps a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=Vdb0TAve2SCM4sGFxkMA:9 a=QEXdDO2ut3YA:10 a=x9snwWr2DeNwDh03kgHS:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzIzMDE0OSBTYWx0ZWRfX3BF1g//cyWAe QZPlyN76aC+1LebCoCgXIWeOhe7tLTARv4wY1rCPwZmVQUKfrZXhKh1FWd2SkU6xYMN1/INPHC6 WhLz3g9S1Hf2zGGsI6zL2tlREYLZxLEhn0NySDAbab45ewpcPktY/FhmubrZ7s9E4qfGeE6OT/F SHIGRyV9vxThQn+oEHLNDUY2Mn2MUdkJ0/g+Y8yn8s0YLa0k+t9y+h2F/uWutm9++o1eVvJUgUQ xUKSutVTG6MbKA7M/FRtnOWn6uZhckpziVpRqwnFZR1/jybiAkhsErYoUp5H6JgGWd/h/CWu2Wu fRO7c/PcslX96vdVu9GoLeM/VuKcOuc6KBWlY3Er8u8I/yRy6Zx395gxq/ykUuRI7p3pShXicqy CrM0H9BJ+H9+HcsPiQrxDLYP7hUBYfx568t7xr7a1bo7MVuMW1J+H6v9jpJgO/SFBEgBWYSSq8C Y3lqzFC8EIuSHPsa4/w== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-23_05,2026-03-23_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 impostorscore=0 phishscore=0 spamscore=0 adultscore=0 lowpriorityscore=0 bulkscore=0 malwarescore=0 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603230149 Adreno X2-85 series present in Glymur chipset supports a new mechanism for SKU detection. A new CX_MISC register exposes the combined (or final) speedbin value from both HW fuse register and the Soft Fuse register. Implement this new SKU detection along with a new quirk to identify the GPUs that has SOFT SKU support. Also, enable this quirk for Adreno X2-85 and add its SKU table to the catalog. Signed-off-by: Akhil P Oommen --- drivers/gpu/drm/msm/adreno/a5xx_gpu.c | 6 ++++ drivers/gpu/drm/msm/adreno/a6xx_catalog.c | 9 +++++- drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 41 ++++++++++++++++++++++-= ---- drivers/gpu/drm/msm/adreno/adreno_gpu.c | 5 ---- drivers/gpu/drm/msm/adreno/adreno_gpu.h | 1 + drivers/gpu/drm/msm/registers/adreno/a6xx.xml | 4 +++ 6 files changed, 53 insertions(+), 13 deletions(-) diff --git a/drivers/gpu/drm/msm/adreno/a5xx_gpu.c b/drivers/gpu/drm/msm/ad= reno/a5xx_gpu.c index 79a441e91fa1..d7ed3225f635 100644 --- a/drivers/gpu/drm/msm/adreno/a5xx_gpu.c +++ b/drivers/gpu/drm/msm/adreno/a5xx_gpu.c @@ -1731,6 +1731,7 @@ static struct msm_gpu *a5xx_gpu_init(struct drm_devic= e *dev) struct adreno_gpu *adreno_gpu; struct msm_gpu *gpu; unsigned int nr_rings; + u32 speedbin; int ret; =20 a5xx_gpu =3D kzalloc(sizeof(*a5xx_gpu), GFP_KERNEL); @@ -1757,6 +1758,11 @@ static struct msm_gpu *a5xx_gpu_init(struct drm_devi= ce *dev) return ERR_PTR(ret); } =20 + /* Set the speedbin value that is passed to userspace */ + if (adreno_read_speedbin(&pdev->dev, &speedbin) || !speedbin) + speedbin =3D 0xffff; + adreno_gpu->speedbin =3D (uint16_t) (0xffff & speedbin); + msm_mmu_set_fault_handler(to_msm_vm(gpu->vm)->mmu, gpu, a5xx_fault_handler); =20 diff --git a/drivers/gpu/drm/msm/adreno/a6xx_catalog.c b/drivers/gpu/drm/ms= m/adreno/a6xx_catalog.c index f6b9792531a6..758bc7bd31f6 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_catalog.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_catalog.c @@ -1902,7 +1902,8 @@ static const struct adreno_info a8xx_gpus[] =3D { .gmem =3D 21 * SZ_1M, .inactive_period =3D DRM_MSM_INACTIVE_PERIOD, .quirks =3D ADRENO_QUIRK_HAS_CACHED_COHERENT | - ADRENO_QUIRK_HAS_HW_APRIV, + ADRENO_QUIRK_HAS_HW_APRIV | + ADRENO_QUIRK_SOFTFUSE, .funcs =3D &a8xx_gpu_funcs, .a6xx =3D &(const struct a6xx_info) { .protect =3D &x285_protect, @@ -1922,6 +1923,12 @@ static const struct adreno_info a8xx_gpus[] =3D { { /* sentinel */ }, }, }, + .speedbins =3D ADRENO_SPEEDBINS( + { 0, 0 }, + { 388, 1 }, + { 357, 2 }, + { 284, 3 }, + ), }, { .chip_ids =3D ADRENO_CHIP_IDS(0x44050a01), .family =3D ADRENO_8XX_GEN2, diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c b/drivers/gpu/drm/msm/ad= reno/a6xx_gpu.c index cbc803d90673..0fe6d803e628 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c @@ -2552,13 +2552,33 @@ static u32 fuse_to_supp_hw(const struct adreno_info= *info, u32 fuse) return UINT_MAX; } =20 -static int a6xx_set_supported_hw(struct device *dev, const struct adreno_i= nfo *info) +static int a6xx_read_speedbin(struct device *dev, struct a6xx_gpu *a6xx_gp= u, + const struct adreno_info *info, u32 *speedbin) +{ + int ret; + + /* Use speedbin fuse if present. Otherwise, fallback to softfuse */ + ret =3D adreno_read_speedbin(dev, speedbin); + if (ret !=3D -ENOENT) + return ret; + + if (info->quirks & ADRENO_QUIRK_SOFTFUSE) { + *speedbin =3D a6xx_llc_read(a6xx_gpu, REG_A8XX_CX_MISC_SW_FUSE_FREQ_LIMI= T_STATUS); + *speedbin =3D A8XX_CX_MISC_SW_FUSE_FREQ_LIMIT_STATUS_FINALFREQLIMIT(*spe= edbin); + return 0; + } + + return -ENOENT; +} + +static int a6xx_set_supported_hw(struct device *dev, struct a6xx_gpu *a6xx= _gpu, + const struct adreno_info *info) { u32 supp_hw; u32 speedbin; int ret; =20 - ret =3D adreno_read_speedbin(dev, &speedbin); + ret =3D a6xx_read_speedbin(dev, a6xx_gpu, info, &speedbin); /* * -ENOENT means that the platform doesn't support speedbin which is * fine @@ -2592,11 +2612,13 @@ static struct msm_gpu *a6xx_gpu_init(struct drm_dev= ice *dev) struct msm_drm_private *priv =3D dev->dev_private; struct platform_device *pdev =3D priv->gpu_pdev; struct adreno_platform_config *config =3D pdev->dev.platform_data; + const struct adreno_info *info =3D config->info; struct device_node *node; struct a6xx_gpu *a6xx_gpu; struct adreno_gpu *adreno_gpu; struct msm_gpu *gpu; extern int enable_preemption; + u32 speedbin; bool is_a7xx; int ret, nr_rings =3D 1; =20 @@ -2619,14 +2641,14 @@ static struct msm_gpu *a6xx_gpu_init(struct drm_dev= ice *dev) adreno_gpu->gmu_is_wrapper =3D of_device_is_compatible(node, "qcom,adreno= -gmu-wrapper"); =20 adreno_gpu->base.hw_apriv =3D - !!(config->info->quirks & ADRENO_QUIRK_HAS_HW_APRIV); + !!(info->quirks & ADRENO_QUIRK_HAS_HW_APRIV); =20 /* gpu->info only gets assigned in adreno_gpu_init(). A8x is included int= entionally */ - is_a7xx =3D config->info->family >=3D ADRENO_7XX_GEN1; + is_a7xx =3D info->family >=3D ADRENO_7XX_GEN1; =20 a6xx_llc_slices_init(pdev, a6xx_gpu, is_a7xx); =20 - ret =3D a6xx_set_supported_hw(&pdev->dev, config->info); + ret =3D a6xx_set_supported_hw(&pdev->dev, a6xx_gpu, info); if (ret) { a6xx_llc_slices_destroy(a6xx_gpu); kfree(a6xx_gpu); @@ -2634,15 +2656,20 @@ static struct msm_gpu *a6xx_gpu_init(struct drm_dev= ice *dev) } =20 if ((enable_preemption =3D=3D 1) || (enable_preemption =3D=3D -1 && - (config->info->quirks & ADRENO_QUIRK_PREEMPTION))) + (info->quirks & ADRENO_QUIRK_PREEMPTION))) nr_rings =3D 4; =20 - ret =3D adreno_gpu_init(dev, pdev, adreno_gpu, config->info->funcs, nr_ri= ngs); + ret =3D adreno_gpu_init(dev, pdev, adreno_gpu, info->funcs, nr_rings); if (ret) { a6xx_destroy(&(a6xx_gpu->base.base)); return ERR_PTR(ret); } =20 + /* Set the speedbin value that is passed to userspace */ + if (a6xx_read_speedbin(&pdev->dev, a6xx_gpu, info, &speedbin) || !speedbi= n) + speedbin =3D 0xffff; + adreno_gpu->speedbin =3D (uint16_t) (0xffff & speedbin); + /* * For now only clamp to idle freq for devices where this is known not * to cause power supply issues: diff --git a/drivers/gpu/drm/msm/adreno/adreno_gpu.c b/drivers/gpu/drm/msm/= adreno/adreno_gpu.c index 10d9e5f40640..826661cb7988 100644 --- a/drivers/gpu/drm/msm/adreno/adreno_gpu.c +++ b/drivers/gpu/drm/msm/adreno/adreno_gpu.c @@ -1184,7 +1184,6 @@ int adreno_gpu_init(struct drm_device *drm, struct pl= atform_device *pdev, struct msm_gpu_config adreno_gpu_config =3D { 0 }; struct msm_gpu *gpu =3D &adreno_gpu->base; const char *gpu_name; - u32 speedbin; int ret; =20 adreno_gpu->funcs =3D funcs; @@ -1213,10 +1212,6 @@ int adreno_gpu_init(struct drm_device *drm, struct p= latform_device *pdev, devm_pm_opp_set_clkname(dev, "core"); } =20 - if (adreno_read_speedbin(dev, &speedbin) || !speedbin) - speedbin =3D 0xffff; - adreno_gpu->speedbin =3D (uint16_t) (0xffff & speedbin); - gpu_name =3D devm_kasprintf(dev, GFP_KERNEL, "%"ADRENO_CHIPID_FMT, ADRENO_CHIPID_ARGS(config->chip_id)); if (!gpu_name) diff --git a/drivers/gpu/drm/msm/adreno/adreno_gpu.h b/drivers/gpu/drm/msm/= adreno/adreno_gpu.h index 29097e6b4253..044ed4d49aa7 100644 --- a/drivers/gpu/drm/msm/adreno/adreno_gpu.h +++ b/drivers/gpu/drm/msm/adreno/adreno_gpu.h @@ -63,6 +63,7 @@ enum adreno_family { #define ADRENO_QUIRK_PREEMPTION BIT(5) #define ADRENO_QUIRK_4GB_VA BIT(6) #define ADRENO_QUIRK_IFPC BIT(7) +#define ADRENO_QUIRK_SOFTFUSE BIT(8) =20 /* Helper for formating the chip_id in the way that userspace tools like * crashdec expect. diff --git a/drivers/gpu/drm/msm/registers/adreno/a6xx.xml b/drivers/gpu/dr= m/msm/registers/adreno/a6xx.xml index 3941e7510754..2309870f5031 100644 --- a/drivers/gpu/drm/msm/registers/adreno/a6xx.xml +++ b/drivers/gpu/drm/msm/registers/adreno/a6xx.xml @@ -5016,6 +5016,10 @@ by a particular renderpass/blit. + + + + =20 --=20 2.51.0