From nobody Sun Apr 5 16:28:27 2026 Received: from mail-pf1-f179.google.com (mail-pf1-f179.google.com [209.85.210.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 96F7E1B6CE9 for ; Mon, 23 Mar 2026 22:16:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.179 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774304169; cv=none; b=cy+2g5tCXqSO8awBZ7mc2YIYD3kNrTCCV/LUhZXEnR6VUgDfvS+OAp2ghn7Iykw634vshDcAUDCmdEi2lhWPHgA/y8yHDHra1wOimhl0UtWLk0x8st3rS7EOUuosISXbUICi6zwsL8ugRFxJs0de2SnvWZngzKNVwL7Qn/DSiJk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774304169; c=relaxed/simple; bh=pCVjCBdGs4rhG9JmcFfyqvNqUUpVYeTeGY0ZLE09ku0=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=YDWxqDPnd3vlgiI7okWMO82ltgpGiT9EfRbjGsZ3nRQbJgfEHE+ZYvROVHWZZHwR4hFunCFV3eqm/QYgPGYI4hXcIX3Oos7bDXH7es3KdEhv5aKNPC6EOCj7nyv0zcE/YDBlpJ7yS9tYayRT7Oi8GEd/SAUDMFKcXtNFLSt9ZLI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=IUOh8PDb; arc=none smtp.client-ip=209.85.210.179 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="IUOh8PDb" Received: by mail-pf1-f179.google.com with SMTP id d2e1a72fcca58-82a07738118so1740957b3a.0 for ; Mon, 23 Mar 2026 15:16:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1774304168; x=1774908968; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=9m3F51Q6kwdNP6pHh7F00fvfJerf3+vjJK3BMKjsK5E=; b=IUOh8PDb+bNkqSCmHJ7l9r04kAgCvbattG3lBRTieQmeUTx9+mM4GteAePkkV02xbb 34frDn7sANQVUB6hVNiqiMbQ/m4KLokJNgHHSa3YCDikfp/tem+zZQ2fUT9EUtQfLvuY +nvYgWjIm307KbX6XNIQ57XdSYmpvtw9NhKSZ3dZXHKKmaLQsVh0QoUkWJMw7k1N/fSl FEr+B/6D6RIcPMSasLGDAyLsfXr1XpBej10kZqx7A8bSj9zVHrAluBx+DHvQXCSgYajb hLQnygnGjiI1C2aNzUZn1Nn/ZTdfvvPsw+ZGdIyvMJWrQO1MroMSGwoVX4GnlO1oKG4W CR0Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774304168; x=1774908968; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=9m3F51Q6kwdNP6pHh7F00fvfJerf3+vjJK3BMKjsK5E=; b=TihVsH2IKRGGjAahjpv9sqYCK7dUcErjcCl1+rPrpkQAsyAlb8qJa4v5nAleL6upwk blikk/RWPB1owhXcArGmGFqUVtryH7Asy1dVzwzGdVHx2hPJiolthBiPkcIANY0/jltB /QLsegU3v9LWDWYFg4uKnCCk9qLqp17tvhtClX8HBaJ1/gU9lt27sKQH8iLzIXu+/Inm zN62PChPF5SvGm5PuQd9fUvMvF353mJjv8liVEPMEcEQ57zbPUgJ9MECltocEzBBSg46 g6cDb5u14l7bH0UQwmOpktbM14Ae9fdKVgoeiBIDpfaaW5nXOGqlN236ZVNRMt9/Xslc rX3A== X-Forwarded-Encrypted: i=1; AJvYcCUqxouSBawHCGNK4FS52CLIvIOIrFxPGA/5OMkZBMFJas2NCKvU2XNd65u0rxCzDBG/VGG0bclmk0e2ZlY=@vger.kernel.org X-Gm-Message-State: AOJu0YyoRYmgWgi6RlKwewBaAqV2Iq4296EEdapwRlkti+Fto9Dig3jC EdV9Wxz9fLUSxL0EgY+on6UXQLHv1pU/NKcCpmADIROdCQ7rc3psXG7XyJfU5g== X-Gm-Gg: ATEYQzxXt5IfohFsvacAHvfWGLm5JNDyZo8Pxsfhwmnif92wpMzFyCYlclBrGZGj4hx hNQ4btq8ZEWmlREqATo55ZwdZ0ueMmB4mL0VKQRYms3z2k/MwpuyTyYqWf53fGA7x6Kc0Aoka9c SdoDvRojujFIVDva4KVyrUxR0Q+Yzu7AJw6ZkKvsrZqg1otFFRbsmtXg7D5VMyyCdRJhHpkIOSI 3BBRGD9qHBAjgMcwnyXK5bobqiAa7PYt2AlmgpBP3lhD6jVHQMGKPozs5gHhvZQL8flnGMBtkCY s72NPvlRekBNBa/r4PteU59BZBPBBXIyi5XlBW/3VbS5umPaFEfNqfLzrg/yafGolnGuP311Gki iRR61ftj4IZMzxECN/RZW8jL8uUWCYHu6uaw1Ad5tOhAyn49oXtixIEotgkUZslQz/Rcf7ZcKwP bDoAq3d/UCg9BpDczFDHwgtBg= X-Received: by 2002:a05:6a00:f88:b0:81f:852b:a91e with SMTP id d2e1a72fcca58-82a8c39ec60mr10913536b3a.59.1774304167832; Mon, 23 Mar 2026 15:16:07 -0700 (PDT) Received: from localhost ([2001:19f0:8001:1b2d:5400:5ff:fefa:a95d]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82b0410a3d7sm10814295b3a.55.2026.03.23.15.16.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Mar 2026 15:16:06 -0700 (PDT) From: Inochi Amaoto To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yixun Lan , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Richard Cochran Cc: Inochi Amaoto , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, Yixun Lan , Longbin Li Subject: [PATCH v4] riscv: dts: spacemit: Add ethernet device for K3 Date: Tue, 24 Mar 2026 06:15:51 +0800 Message-ID: <20260323221552.79937-1-inochiama@gmail.com> X-Mailer: git-send-email 2.53.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add all ethernet device nodes for K3 SoC. Signed-off-by: Inochi Amaoto --- Require the following patch series: 1. Basic DT device patch https://lore.kernel.org/spacemit/20260304-01-dts-uart-full-v1-0-50a0aa53a24= 5@kernel.org 2. Ethernet driver patch https://lore.kernel.org/spacemit/20260316010041.164360-1-inochiama@gmail.com Changed from v3: 1. Separate the pin as RGMII pin and INT pin. 2. Add comment for pin usage. 3. Rename the ethernet pinctrl node to address it is RGMII node. Changed from v2: 1. keep aliases in alphabetical order. Changed from v1: 1. remove interrupt-parents property 2. add aliases for ethernet node --- arch/riscv/boot/dts/spacemit/k3-pico-itx.dts | 24 +++++ arch/riscv/boot/dts/spacemit/k3-pinctrl.dtsi | 44 ++++++++ arch/riscv/boot/dts/spacemit/k3.dtsi | 104 +++++++++++++++++++ 3 files changed, 172 insertions(+) create mode 100644 arch/riscv/boot/dts/spacemit/k3-pinctrl.dtsi diff --git a/arch/riscv/boot/dts/spacemit/k3-pico-itx.dts b/arch/riscv/boot= /dts/spacemit/k3-pico-itx.dts index b691304d4b74..b63d86b72be6 100644 --- a/arch/riscv/boot/dts/spacemit/k3-pico-itx.dts +++ b/arch/riscv/boot/dts/spacemit/k3-pico-itx.dts @@ -4,13 +4,19 @@ * Copyright (c) 2026 Guodong Xu */ +#include + #include "k3.dtsi" +#include "k3-pinctrl.dtsi" / { model =3D "SpacemiT K3 Pico-ITX"; compatible =3D "spacemit,k3-pico-itx", "spacemit,k3"; aliases { + ethernet0 =3D ð0; + ethernet1 =3D ð1; + ethernet2 =3D ð2; serial0 =3D &uart0; }; @@ -24,6 +30,24 @@ memory@100000000 { }; }; +ð0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&gmac0_rgmii_0_cfg>, <&gmac0_phy_0_cfg>; + phy-mode =3D "rgmii-id"; + phy-handle =3D <&phy0>; + status =3D "okay"; + + mdio { + phy0: phy@1 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <1>; + reset-gpios =3D <&gpio 0 15 GPIO_ACTIVE_LOW>; + reset-assert-us =3D <10000>; + reset-deassert-us =3D <10000>; + }; + }; +}; + &uart0 { status =3D "okay"; }; diff --git a/arch/riscv/boot/dts/spacemit/k3-pinctrl.dtsi b/arch/riscv/boot= /dts/spacemit/k3-pinctrl.dtsi new file mode 100644 index 000000000000..e02254961764 --- /dev/null +++ b/arch/riscv/boot/dts/spacemit/k3-pinctrl.dtsi @@ -0,0 +1,44 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (c) 2026 SpacemiT (Hangzhou) Technology Co. Ltd + */ + +#include + +#define K3_PADCONF(pin, func) (((pin) << 16) | (func)) + +&pinctrl { + gmac0_rgmii_0_cfg: gmac0-rgmii-0-cfg { + gmac-rgmii-0-pins { + pinmux =3D , /* gmac0_rxdv */ + , /* gmac0_rx_d0 */ + , /* gmac0_rx_d1 */ + , /* gmac0_rx_clk */ + , /* gmac0_rx_d2 */ + , /* gmac0_rx_d3 */ + , /* gmac0_tx_d0 */ + , /* gmac0_tx_d1 */ + , /* gmac0_tx_clk */ + , /* gmac0_tx_d2 */ + , /* gmac0_tx_d3 */ + , /* gmac0_tx_en */ + , /* gmac0_mdc */ + ; /* gmac0_mdio */ + + bias-disable; + drive-strength =3D <25>; + power-source =3D <1800>; + }; + + }; + + gmac0_phy_0_cfg: gmac0-phy-0-cfg { + gmac0-3-pins { + pinmux =3D ; /* gmac0_int */ + + bias-disable; + drive-strength =3D <25>; + power-source =3D <1800>; + }; + }; +}; diff --git a/arch/riscv/boot/dts/spacemit/k3.dtsi b/arch/riscv/boot/dts/spa= cemit/k3.dtsi index 6cc31e94c13a..4c0cc135dc09 100644 --- a/arch/riscv/boot/dts/spacemit/k3.dtsi +++ b/arch/riscv/boot/dts/spacemit/k3.dtsi @@ -5,6 +5,7 @@ */ #include +#include #include /dts-v1/; @@ -437,6 +438,109 @@ soc: soc { dma-noncoherent; ranges; + gmac_axi_setup: stmmac-axi-config { + snps,wr_osr_lmt =3D <0xf>; + snps,rd_osr_lmt =3D <0xf>; + /* max axi burst len is 256 */ + snps,blen =3D <256 128 64 32 16 0 0>; + }; + + eth0: ethernet@cac80000 { + compatible =3D "spacemit,k3-dwmac", "snps,dwmac-5.40a"; + reg =3D <0x0 0xcac80000 0x0 0x2000>; + clocks =3D <&syscon_apmu CLK_APMU_EMAC0_BUS>, + <&syscon_apmu CLK_APMU_EMAC0_1588>, + <&syscon_apmu CLK_APMU_EMAC0_RGMII_TX>; + clock-names =3D "stmmaceth", "ptp_ref", "tx"; + interrupts =3D <131 IRQ_TYPE_LEVEL_HIGH>, + <276 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "macirq", "eth_wake_irq"; + resets =3D <&syscon_apmu RESET_APMU_EMAC0>; + reset-names =3D "stmmaceth"; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,multicast-filter-bins =3D <64>; + snps,perfect-filter-entries =3D <32>; + snps,aal; + snps,tso; + snps,txpbl =3D <8>; + snps,rxpbl =3D <8>; + snps,force_sf_dma_mode; + snps,axi-config =3D <&gmac_axi_setup>; + spacemit,apmu =3D <&syscon_apmu 0x3e4 0x3e8>; + status =3D "disabled"; + + mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + eth1: ethernet@cac82000 { + compatible =3D "spacemit,k3-dwmac", "snps,dwmac-5.40a"; + reg =3D <0x0 0xcac82000 0x0 0x2000>; + clocks =3D <&syscon_apmu CLK_APMU_EMAC1_BUS>, + <&syscon_apmu CLK_APMU_EMAC1_1588>, + <&syscon_apmu CLK_APMU_EMAC1_RGMII_TX>; + clock-names =3D "stmmaceth", "ptp_ref", "tx"; + interrupts =3D <133 IRQ_TYPE_LEVEL_HIGH>, + <277 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "macirq", "eth_wake_irq"; + resets =3D <&syscon_apmu RESET_APMU_EMAC1>; + reset-names =3D "stmmaceth"; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,multicast-filter-bins =3D <64>; + snps,perfect-filter-entries =3D <32>; + snps,aal; + snps,tso; + snps,txpbl =3D <8>; + snps,rxpbl =3D <8>; + snps,force_sf_dma_mode; + snps,axi-config =3D <&gmac_axi_setup>; + spacemit,apmu =3D <&syscon_apmu 0x3ec 0x3f0>; + status =3D "disabled"; + + mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + eth2: ethernet@cac8e000 { + compatible =3D "spacemit,k3-dwmac", "snps,dwmac-5.40a"; + reg =3D <0x0 0xcac8e000 0x0 0x2000>; + clocks =3D <&syscon_apmu CLK_APMU_EMAC2_BUS>, + <&syscon_apmu CLK_APMU_EMAC2_1588>, + <&syscon_apmu CLK_APMU_EMAC2_RGMII_TX>; + clock-names =3D "stmmaceth", "ptp_ref", "tx"; + interrupts =3D <130 IRQ_TYPE_LEVEL_HIGH>, + <278 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "macirq", "eth_wake_irq"; + resets =3D <&syscon_apmu RESET_APMU_EMAC2>; + reset-names =3D "stmmaceth"; + rx-fifo-depth =3D <4096>; + tx-fifo-depth =3D <4096>; + snps,multicast-filter-bins =3D <64>; + snps,perfect-filter-entries =3D <32>; + snps,aal; + snps,tso; + snps,txpbl =3D <8>; + snps,rxpbl =3D <8>; + snps,force_sf_dma_mode; + snps,axi-config =3D <&gmac_axi_setup>; + spacemit,apmu =3D <&syscon_apmu 0x248 0x24c>; + status =3D "disabled"; + + mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + syscon_apbc: system-controller@d4015000 { compatible =3D "spacemit,k3-syscon-apbc"; reg =3D <0x0 0xd4015000 0x0 0x1000>; -- 2.53.0