From nobody Sat Apr 4 00:09:13 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1D99335FF57 for ; Mon, 23 Mar 2026 07:15:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774250143; cv=none; b=UABC1qfNRTHAnAZVK5+OptHWJRLkNhaufXwvbK71mo9G935HD4OdHEocC4+JrsDAfUE68CtbW8r1HPgH3A/UqRNoT2kWT1BkEZcuZJujVfx5vikaKJzSg0d/zZ4EhdR3PbgXDoCsO+VM6k14+Mhv6y7GZdFOUnEtYakDDS4NMEs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774250143; c=relaxed/simple; bh=m28kUgWbv2C79AmyaEXsT/zdO8tQfwDSXBdNXUyQAew=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=JFK8M4SBDL12EnqGBd0QnxnpZ4PFmBaNMx7fknZDEwi22D38YsicDtYp05oVfJDn7zBYIKbf/Ya8d0kAqwABcbGlZ1fJ9y4VrCIRHktQjBrBZMPw4SehlUJ3STN6UcnCgA+07Tpr3I1tgrMEJ3EF/BZAkMw6drP5dt4Ib6zNL/w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Zc0uTu4k; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=UnHPtlF+; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Zc0uTu4k"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="UnHPtlF+" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62N5Vcx7930002 for ; Mon, 23 Mar 2026 07:15:41 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= SgDn8OJd4WnbYqFuVGcJwMaHVJjwUPEJ89RBmka3pF8=; b=Zc0uTu4kLtW7l3X/ rsckvt+skS0X/Q3TV+lOmev1NkJOYFz481hQ/zFIGjGXBkB99q4Oguok98Bs2sUl oFVb6MIKqrHJSw5gdUBIxSK+UyH8egzq0qSmWba6rdz7ucQFh7n/g1clLjGr738e te+jY0d8CKt2tTZsvhamKyjpBXqODQy1tjzCzuX93hQKfApN3eJykOniDiT3VWbX Juae8BgioAt8pmxd1oiOGxMSLwUAU6d0+12U25X/hWvAxdRs03+pRWF9oy1MzzTd HsPdPjcoG1iEv+0MJPLUWOBfEV6VYiRaN2l3AN4ZSx/U2aujLKNMmPQLot3YmWGj TjFWXw== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d1kduc7eu-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 23 Mar 2026 07:15:40 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-2c0ffce2570so8512249eec.1 for ; Mon, 23 Mar 2026 00:15:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774250140; x=1774854940; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=SgDn8OJd4WnbYqFuVGcJwMaHVJjwUPEJ89RBmka3pF8=; b=UnHPtlF+PM8Z+XusUmK0ximfXpi9Lfap87dHW0UWzPr6ZBnQE4ksSHfooaKiI1dnVI w5Mbq5jsgngE+VS7SjAAJTwdWQ9VX+GPcupZ56yAqFgM3dPTR9nzyFMfOhbVyxMIUivW RwyB3zLafrR/0FCYfqCzkTvknwobnCwDFTHiCdN4Appa6bRe3D7z1rMHh4R3OwduZP8O 2VoPxQy7MFF9xTKWa1s59IhPncAvvkWKJQRf46uYe2zZvB5Kgf0AgZFf6oqPW/OIVmU/ n5FAqpnPbeKAO8dcqiv0/sB4R6j5YFnDrZMUtzV8PzqpoNnYxaRUJmEUlsziqGB6wE+i Oulw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774250140; x=1774854940; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=SgDn8OJd4WnbYqFuVGcJwMaHVJjwUPEJ89RBmka3pF8=; b=btMamMzUPgKL3pqch8/jOJ7IyfRog+JKTBJLAyTr2wz5FYueHUdqvzNHA54hIcGzzJ hKJ61pqBB12VoSHiLClDG4cuqeQXLjRvwxysjSA88qGdtWyDfmfXQUeWGQmLngMnamUP d6+touMRd8g4gSbWgqRbQXTRX3Bxyb6aTCib6uPQnH5NA+Cu7gdCsS9bV7TydLmQhKcX 3NSJUuWrlx2h9ZRLSelAWaZxlmTA9ulLL39eEpbJrs7kMAoJxeQssRb3AJR+uRbZ8Zrr IVe4WFk7tbufiY573VgipDEWU4J8/KIqpJKOZO7VNH7PbF018x3AteH2nLz35z8dIt5P M6Ng== X-Forwarded-Encrypted: i=1; AJvYcCUULTHR0BHC7VLm4PI1eU0fIslXd4m85UFmJGVkIuB+cBuyVam4SzwpCfUFdjUGFb+r16auUsnTTevEdY8=@vger.kernel.org X-Gm-Message-State: AOJu0YzS02seA5buyulaHKXjYSzW3y8EPjhWU1G8FXGaPzzZQYiCde3k 3R2HJeNQ1B5vVDP2orm6OHSIOjAidxJHjQqeQTzcPKXPApTS2l/nCKo9z/w8lFbXRmrNIefgADM yzXfpkAmpBia72B6Exy3Qm0x1J+e4xM0W9bqthYOf+yW6d0ApGQHxO8rJUh8/MCjWLcU= X-Gm-Gg: ATEYQzxlxMmjYUahtxZpvHTXM19aeqYnOPKCtDNiRuXoQYI45FrKfPENS52uNLspdBn b5FP0VQpGrjawAXHGpKdT9kiydQt5nSOq/4LX3h2e5tpSB2N+fKn8wIDxFMqbM6sIOxzw1UEgb3 yzQVNgb1Xp5JFr+0qtMQz3Xgvc+ry+h8zF7g/A15wCEDA69MBRPpCxveJaLn+e3skXQeViP6yzr cOi2FYLWzpZUbsRizkwRwOiQBmY6oskfj+SDjbjb4L/Nx70VenTYuf158Y/oGqh+8sWrWLJIomi FbpkpZPAxe1AjS40h5almFc70Ho+ngCV83vGJCxNWcOwU8qQO7/mmCoJX+ATbh9HCRzFTuyRc17 75tbAF63KCH/wh9QUDH/DvkhFmQ55OvjzYj22nzG/grwDfmGJKlbDykMHDc2XZsEGqFmi X-Received: by 2002:a05:7301:408d:b0:2c1:6ee:a154 with SMTP id 5a478bee46e88-2c109809f75mr5318446eec.32.1774250139832; Mon, 23 Mar 2026 00:15:39 -0700 (PDT) X-Received: by 2002:a05:7301:408d:b0:2c1:6ee:a154 with SMTP id 5a478bee46e88-2c109809f75mr5318439eec.32.1774250139266; Mon, 23 Mar 2026 00:15:39 -0700 (PDT) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2c10b14cadbsm13997886eec.3.2026.03.23.00.15.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Mar 2026 00:15:38 -0700 (PDT) From: Qiang Yu Date: Mon, 23 Mar 2026 00:15:32 -0700 Subject: [PATCH v2 5/5] arch: arm64: dts: qcom: Add support for PCIe3a Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260323-glymur_gen5x8_phy_0323-v2-5-ce0fc07f0e52@oss.qualcomm.com> References: <20260323-glymur_gen5x8_phy_0323-v2-0-ce0fc07f0e52@oss.qualcomm.com> In-Reply-To: <20260323-glymur_gen5x8_phy_0323-v2-0-ce0fc07f0e52@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Qiang Yu X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774250130; l=9744; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=m28kUgWbv2C79AmyaEXsT/zdO8tQfwDSXBdNXUyQAew=; b=I2nvudpb/twE1JVQq95WFHAt971EO+IUtlvC1TO1EhRqyGi3Bi2405/oMWhTge2FzZgHvdjOJ 4+MBgDQs7DUAMUqBdmsGkoCtwJefGWZoioT8VAHAIyNqkCXvthN8Aty X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzIzMDA1NCBTYWx0ZWRfX5k8u4S7Rldi/ MTxqWqkOdNVnwHjp/ScjrceFO6cIpcuWqN8LKe0nPkUxso5BswFhfup7Q5gXD+fmFl8eObtvdJ/ jI8wNdaGENty5vB0ACzOSbLusc0A4Gjj6Eq5aIt8tCH5x2eJywXO2PZ6KPAuZOajO3xDC0rIICx NHsc+c0lw2dJ9y3MM77Qj1kwrZpmehfC+hHOthLex2s8AY+da7cWx7Om4vYTPbEs4GRDpNvZYDo iHTrE3Mf2imlfgEWjipfUquBqmTuS+p3edGfT0utYtHv4Xh/7qh8lgMc20qde204L/1Bm9RAWIi uw3PJLfv16cq/Lxt9YjLyfPiT9fbmb+G8E+EWF48qjj3+TbnXHvBvMCo9WnqAPwBG0qBPW2wxbb OQFIkaGTcUd0NJfXRNeZcL/qaqecYYxA0Oe6uh/X7TAn9hdEB3+Eb54toqSlwt0A6MQk1G97YRT jpvx4P6dKZIetZqDdTQ== X-Proofpoint-ORIG-GUID: ViXmwcaC-O5ijYvuCFb2fiO4om74Eu4A X-Authority-Analysis: v=2.4 cv=Q4DfIo2a c=1 sm=1 tr=0 ts=69c0e89c cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=hXbwWmyv05DepBt-Dp8A:9 a=QEXdDO2ut3YA:10 a=PxkB5W3o20Ba91AHUih5:22 X-Proofpoint-GUID: ViXmwcaC-O5ijYvuCFb2fiO4om74Eu4A X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-23_02,2026-03-20_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 priorityscore=1501 bulkscore=0 adultscore=0 lowpriorityscore=0 spamscore=0 impostorscore=0 malwarescore=0 suspectscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603230054 Describe PCIe3a controller and PHY. Also add required system resources like regulators, clocks, interrupts and registers configuration for PCIe3a. Signed-off-by: Qiang Yu --- arch/arm64/boot/dts/qcom/glymur.dtsi | 314 +++++++++++++++++++++++++++++++= +++- 1 file changed, 313 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qco= m/glymur.dtsi index bde287f645ee94116a489c55be3b7b80db3815e9..52104607a1713323fdfe2e7de71= 0e38c1e22d06e 100644 --- a/arch/arm64/boot/dts/qcom/glymur.dtsi +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi @@ -736,7 +736,7 @@ gcc: clock-controller@100000 { <0>, /* USB 2 Phy PCIE PIPEGMUX */ <0>, /* USB 2 Phy PIPEGMUX */ <0>, /* USB 2 Phy SYS PCIE PIPEGMUX */ - <0>, /* PCIe 3a */ + <&pcie3a_phy>, /* PCIe 3a */ <&pcie3b_phy>, /* PCIe 3b */ <&pcie4_phy>, /* PCIe 4 */ <&pcie5_phy>, /* PCIe 5 */ @@ -2360,6 +2360,318 @@ pcie_west_slv_noc: interconnect@1920000 { #interconnect-cells =3D <2>; }; =20 + pcie3a: pci@1c10000 { + device_type =3D "pci"; + compatible =3D "qcom,glymur-pcie", "qcom,pcie-x1e80100"; + reg =3D <0x0 0x01c10000 0x0 0x3000>, + <0x0 0x70000000 0x0 0xf20>, + <0x0 0x70000f40 0x0 0xa8>, + <0x0 0x70001000 0x0 0x4000>, + <0x0 0x70100000 0x0 0x100000>, + <0x0 0x01c13000 0x0 0x1000>; + reg-names =3D "parf", + "dbi", + "elbi", + "atu", + "config", + "mhi"; + #address-cells =3D <3>; + #size-cells =3D <2>; + ranges =3D <0x01000000 0x0 0x00000000 0x0 0x70200000 0x0 0x100000>, + <0x02000000 0x0 0x70000000 0x0 0x70300000 0x0 0x3d00000>, + <0x03000000 0x7 0x00000000 0x7 0x00000000 0x0 0x40000000>; + bus-range =3D <0 0xff>; + + dma-coherent; + + linux,pci-domain =3D <3>; + num-lanes =3D <8>; + + operating-points-v2 =3D <&pcie3a_opp_table>; + + msi-map =3D <0x0 &gic_its 0xb0000 0x10000>; + iommu-map =3D <0x0 &pcie_smmu 0x30000 0x10000>; + + interrupts =3D , + , + , + , + , + , + , + , + ; + interrupt-names =3D "msi0", + "msi1", + "msi2", + "msi3", + "msi4", + "msi5", + "msi6", + "msi7", + "global"; + + #interrupt-cells =3D <1>; + interrupt-map-mask =3D <0 0 0 0x7>; + interrupt-map =3D <0 0 0 1 &intc 0 0 0 848 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc 0 0 0 849 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc 0 0 0 850 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc 0 0 0 851 IRQ_TYPE_LEVEL_HIGH>; + + clocks =3D <&gcc GCC_PCIE_3A_AUX_CLK>, + <&gcc GCC_PCIE_3A_CFG_AHB_CLK>, + <&gcc GCC_PCIE_3A_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_3A_SLV_AXI_CLK>, + <&gcc GCC_PCIE_3A_SLV_Q2A_AXI_CLK>, + <&gcc GCC_AGGRE_NOC_PCIE_3A_WEST_SF_AXI_CLK>; + clock-names =3D "aux", + "cfg", + "bus_master", + "bus_slave", + "slave_q2a", + "noc_aggr"; + + assigned-clocks =3D <&gcc GCC_PCIE_3A_AUX_CLK>; + assigned-clock-rates =3D <19200000>; + + interconnects =3D <&pcie_west_anoc MASTER_PCIE_3A QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&hsc_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &pcie_west_slv_noc SLAVE_PCIE_3A QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "pcie-mem", + "cpu-pcie"; + + resets =3D <&gcc GCC_PCIE_3A_BCR>, + <&gcc GCC_PCIE_3A_LINK_DOWN_BCR>; + reset-names =3D "pci", + "link_down"; + + power-domains =3D <&gcc GCC_PCIE_3A_GDSC>; + + eq-presets-8gts =3D /bits/ 16 <0x5555 0x5555 0x5555 0x5555 + 0x5555 0x5555 0x5555 0x5555>; + eq-presets-16gts =3D /bits/ 8 <0x55 0x55 0x55 0x55 0x55 0x55 0x55 0x55>; + eq-presets-32gts =3D /bits/ 8 <0x55 0x55 0x55 0x55 0x55 0x55 0x55 0x55>; + + status =3D "disabled"; + + pcie3a_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + /* GEN 1 x1 */ + opp-2500000-1 { + opp-hz =3D /bits/ 64 <2500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <250000 1>; + opp-level =3D <1>; + }; + + /* GEN 1 x2 */ + opp-5000000-1 { + opp-hz =3D /bits/ 64 <5000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <500000 1>; + opp-level =3D <1>; + }; + + /* GEN 1 x4 */ + opp-10000000-1 { + opp-hz =3D /bits/ 64 <10000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <1000000 1>; + opp-level =3D <1>; + }; + + /* GEN 1 x8 */ + opp-20000000-1 { + opp-hz =3D /bits/ 64 <20000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <2000000 1>; + opp-level =3D <1>; + }; + + /* GEN 2 x1 */ + opp-5000000-2 { + opp-hz =3D /bits/ 64 <5000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <500000 1>; + opp-level =3D <2>; + }; + + /* GEN 2 x2 */ + opp-10000000-2 { + opp-hz =3D /bits/ 64 <10000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <1000000 1>; + opp-level =3D <2>; + }; + + /* GEN 2 x4 */ + opp-20000000-2 { + opp-hz =3D /bits/ 64 <20000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <2000000 1>; + opp-level =3D <2>; + }; + + /* GEN 2 x8 */ + opp-40000000-2 { + opp-hz =3D /bits/ 64 <40000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <4000000 1>; + opp-level =3D <2>; + }; + + /* GEN 3 x1 */ + opp-8000000-3 { + opp-hz =3D /bits/ 64 <8000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <984500 1>; + opp-level =3D <3>; + }; + + /* GEN 3 x2 */ + opp-16000000-3 { + opp-hz =3D /bits/ 64 <16000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <1969000 1>; + opp-level =3D <3>; + }; + + /* GEN 3 x4 */ + opp-32000000-3 { + opp-hz =3D /bits/ 64 <32000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <3938000 1>; + opp-level =3D <3>; + }; + + /* GEN 3 x8 */ + opp-64000000-3 { + opp-hz =3D /bits/ 64 <64000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <7876000 1>; + opp-level =3D <3>; + }; + + /* GEN 4 x1 */ + opp-16000000-4 { + opp-hz =3D /bits/ 64 <16000000>; + required-opps =3D <&rpmhpd_opp_svs>; + opp-peak-kBps =3D <1969000 1>; + opp-level =3D <4>; + }; + + /* GEN 4 x2 */ + opp-32000000-4 { + opp-hz =3D /bits/ 64 <32000000>; + required-opps =3D <&rpmhpd_opp_svs>; + opp-peak-kBps =3D <3938000 1>; + opp-level =3D <4>; + }; + + /* GEN 4 x4 */ + opp-64000000-4 { + opp-hz =3D /bits/ 64 <64000000>; + required-opps =3D <&rpmhpd_opp_svs>; + opp-peak-kBps =3D <7876000 1>; + opp-level =3D <4>; + }; + + /* GEN 4 x8 */ + opp-128000000-4 { + opp-hz =3D /bits/ 64 <128000000>; + required-opps =3D <&rpmhpd_opp_svs>; + opp-peak-kBps =3D <15753000 1>; + opp-level =3D <4>; + }; + + /* GEN 5 x1 */ + opp-32000000-5 { + opp-hz =3D /bits/ 64 <32000000>; + required-opps =3D <&rpmhpd_opp_nom>; + opp-peak-kBps =3D <3938000 1>; + opp-level =3D <5>; + }; + + /* GEN 5 x2 */ + opp-64000000-5 { + opp-hz =3D /bits/ 64 <64000000>; + required-opps =3D <&rpmhpd_opp_nom>; + opp-peak-kBps =3D <7876000 1>; + opp-level =3D <5>; + }; + + /* GEN 5 x4 */ + opp-128000000-5 { + opp-hz =3D /bits/ 64 <128000000>; + required-opps =3D <&rpmhpd_opp_nom>; + opp-peak-kBps =3D <15753000 1>; + opp-level =3D <5>; + }; + + /* GEN 5 x8 */ + opp-256000000-5 { + opp-hz =3D /bits/ 64 <256000000>; + required-opps =3D <&rpmhpd_opp_nom>; + opp-peak-kBps =3D <31506000 1>; + opp-level =3D <5>; + }; + }; + + pcie3a_port0: pcie@0 { + device_type =3D "pci"; + reg =3D <0x0 0x0 0x0 0x0 0x0>; + bus-range =3D <0x01 0xff>; + + phys =3D <&pcie3a_phy>; + + #address-cells =3D <3>; + #size-cells =3D <2>; + ranges; + }; + }; + + pcie3a_phy: phy@f00000 { + compatible =3D "qcom,glymur-qmp-gen5x8-pcie-phy"; + reg =3D <0 0x00f00000 0 0x10000>; + + clocks =3D <&gcc GCC_PCIE_PHY_3A_AUX_CLK>, + <&gcc GCC_PCIE_3A_CFG_AHB_CLK>, + <&tcsr TCSR_PCIE_3_CLKREF_EN>, + <&gcc GCC_PCIE_3A_PHY_RCHNG_CLK>, + <&gcc GCC_PCIE_3A_PIPE_CLK>, + <&gcc GCC_PCIE_PHY_3B_AUX_CLK>; + clock-names =3D "aux", + "cfg_ahb", + "ref", + "rchng", + "pipe", + "phy_b_aux"; + + resets =3D <&gcc GCC_PCIE_3A_PHY_BCR>, + <&gcc GCC_PCIE_3A_NOCSR_COM_PHY_BCR>, + <&gcc GCC_PCIE_3B_PHY_BCR>, + <&gcc GCC_PCIE_3B_NOCSR_COM_PHY_BCR>; + reset-names =3D "phy", + "phy_nocsr", + "phy_b", + "phy_b_nocsr"; + + assigned-clocks =3D <&gcc GCC_PCIE_3A_PHY_RCHNG_CLK>; + assigned-clock-rates =3D <100000000>; + + power-domains =3D <&gcc GCC_PCIE_3A_PHY_GDSC>, + <&gcc GCC_PCIE_3B_PHY_GDSC>; + + #clock-cells =3D <0>; + clock-output-names =3D "pcie3a_pipe_clk"; + + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + pcie4: pci@1bf0000 { device_type =3D "pci"; compatible =3D "qcom,glymur-pcie", "qcom,pcie-x1e80100"; --=20 2.34.1