From nobody Fri Apr 3 17:50:41 2026 Received: from mx08-00376f01.pphosted.com (mx08-00376f01.pphosted.com [91.207.212.86]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3479D2D979C for ; Mon, 23 Mar 2026 18:32:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.207.212.86 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774290728; cv=none; b=Zrq1mu+cryf0f1/WO66fj8oag/iWFFhP/ro3/nC/7bBM7LxK6wzQoUiG6+h2LSlLd2ZT2Jr8ANujghiRbIs692Hf1h3Nmtjwo0GqMgJtqwno1RaF45/Pqymn0KrxTj4fMTqYq/Dxezr2ZG92lOxPizaC+kuND+wLuH1jNfwlKJA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774290728; c=relaxed/simple; bh=bFO4CQSh85sIz/tlIYgpEC//+928JbxvOua/abYgPII=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=F2ywCeGzR7xjkvBKbsIblennZtr57FPtJDt7GX8NAyT6exdxJhxAnWazxwNLwdSI8k2YAO7z8aCxi4EvtczehfSSdFD82ZuhydMIa7XM3WD/RZblQzNYXyCSw9gvv6z4xRAcMzC4THicKF1/yTYQdXZtGZQ+G+J2Few4rVdOnRc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imgtec.com; spf=pass smtp.mailfrom=imgtec.com; dkim=pass (2048-bit key) header.d=imgtec.com header.i=@imgtec.com header.b=E5rvNsIt; arc=none smtp.client-ip=91.207.212.86 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imgtec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imgtec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imgtec.com header.i=@imgtec.com header.b="E5rvNsIt" Received: from pps.filterd (m0168888.ppops.net [127.0.0.1]) by mx08-00376f01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62NHNTKt4033998; Mon, 23 Mar 2026 18:31:45 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imgtec.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=dk201812; bh=5 9NIm1tWo9yqmZyF6DxcM3QD8JsCLwy3486NS3N2+sE=; b=E5rvNsItamgrQObHk myczZt7lwrPUXknfTVsR99fNf4qP5w0xORn6/sxszLQS5XfqzlJmV9PRT/qLmGmP FPkESGFvGZICRX5Jq4Ir1hZ0i8sTOJ4NMidUFadkNiRhpPttdJnQbn2RJuhYrzEi fGaUhzKMxbeAz5ydf7nbnkoYQDwzwt3K6NMcovvlbadDiQhHJLeROIeJv6LRhDWs LHCBMlk68ONBuf4UIigjE8d1jbwrwLGVIbqmW0O+InplLb6LYThdgpq3wfbpJwk6 OJlClIpzqwBnIg9tGlIFMyUFz075m8Sc+bgzY328O47F0kNWe91lHasl2YSSS8+p xGIJQ== Received: from hhmail01.hh.imgtec.org (83-244-153-141.cust-83.exponential-e.net [83.244.153.141]) by mx08-00376f01.pphosted.com (PPS) with ESMTPS id 4d1jfqsrwy-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Mar 2026 18:31:45 +0000 (GMT) Received: from [127.0.1.1] (172.25.10.37) by HHMAIL01.hh.imgtec.org (10.100.10.19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.37; Mon, 23 Mar 2026 18:31:43 +0000 From: Alexandru Dadu Date: Mon, 23 Mar 2026 20:31:28 +0200 Subject: [PATCH v3 1/3] drm/imagination: Add missing rogue context reset reasons Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260323-b4-firmware-context-reset-notification-handling-v3-1-1a66049a9a65@imgtec.com> References: <20260323-b4-firmware-context-reset-notification-handling-v3-0-1a66049a9a65@imgtec.com> In-Reply-To: <20260323-b4-firmware-context-reset-notification-handling-v3-0-1a66049a9a65@imgtec.com> To: Frank Binns , Matt Coster , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter CC: , , "Alessio Belle" , Brajesh Gupta , Alexandru Dadu , Sarah Walker X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774290702; l=1797; i=alexandru.dadu@imgtec.com; s=20260304; h=from:subject:message-id; bh=bFO4CQSh85sIz/tlIYgpEC//+928JbxvOua/abYgPII=; b=2ZIdG9FGXBlpFgqcw+j4W4LK9D+P8/4ewoCAN8RwvzmahjbEnnGVYo0yBtuj6oB2irSTTMCqG 5hCfptHInp9Aml08ONro0gW2RPGoO8zjEFrISqqSM5BNF9GgrAQVH+K X-Developer-Key: i=alexandru.dadu@imgtec.com; a=ed25519; pk=FU07SyNrYGwhahqSxbWEuzyXlUh47xBXvLvOR7UA6+U= X-Proofpoint-ORIG-GUID: 7RjkeajuN4KyUhaAoX7upgeN1yY69hlK X-Authority-Analysis: v=2.4 cv=HJjO14tv c=1 sm=1 tr=0 ts=69c18711 cx=c_pps a=AKOq//PuzOIrVTIF9yBwbA==:117 a=AKOq//PuzOIrVTIF9yBwbA==:17 a=7IANbbwssFwA:10 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=VkNPw1HP01LnGYTKEx00:22 a=kQ-hrUj2-E3RCbRHssb7:22 a=qZQ2PDNLMSdLoqI-hfl9:22 a=r_1tXGB3AAAA:8 a=lDk76OInDpq-OS2Ox4QA:9 a=QEXdDO2ut3YA:10 a=t8nPyN_e6usw4ciXM-Pk:22 X-Proofpoint-GUID: 7RjkeajuN4KyUhaAoX7upgeN1yY69hlK X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzIzMDEzNiBTYWx0ZWRfX3XtuZHCaw8Zu X+ZuIzXufZKE7vYK296kR4wZ+rdPQl1E8/351Jd2WKyYm5/MHaOj9ftZwEX04ZuIi6saDsAI0tn JAFpw8tbcBt2QuYZKXLAcxiH4xv8z3H6nCAWU438j39fgw8+dkxKLBhMOW6NDDsOrywS81Sdm5J AmhYouS3DWks51Y9OpXiv3wlFEShpqQg9mLQXUwIvIDned5tlRI3QD43Cs8figvmfc6LEzsGmcX Kzzm0gvYfTH//tTi91hKjMcOVKeHj/CWIBdFflf6IbeXDH21W+PzvVkSVEE1yds8eW3+a3GKhLV mHB1sdGd9DoWmIeefk6rMG/DQRmbmqdWgHhBBXBPCmQPfXTlybGjam3Hfu6cuKXREkEHw69/Yok /HBreT5KrMBM0f/Wj9wDT1RcrqYRQoyjks/t1+RiSIl34BrUpL3Heyp0yzV77mdkT6Zz4vGR0at 75SxEmN8rYQQb+GDWgw== Update the context reset reason enum with the missing reset reasons in the 6-11 value gap: - CDM Mission/safety checksum mismatch; - TRP checksum mismatch; - GPU ECC error (corrected, OK); - GPU ECC error (uncorrected, HWR); - FW ECC error (corrected, OK); - FW ECC error (uncorrected, ERR); Co-developed-by: Sarah Walker Signed-off-by: Sarah Walker Signed-off-by: Alexandru Dadu Reviewed-by: Matt Coster --- drivers/gpu/drm/imagination/pvr_rogue_fwif_shared.h | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/drivers/gpu/drm/imagination/pvr_rogue_fwif_shared.h b/drivers/= gpu/drm/imagination/pvr_rogue_fwif_shared.h index 6c09c15bf9bd..f622553cdc11 100644 --- a/drivers/gpu/drm/imagination/pvr_rogue_fwif_shared.h +++ b/drivers/gpu/drm/imagination/pvr_rogue_fwif_shared.h @@ -236,6 +236,18 @@ enum rogue_context_reset_reason { ROGUE_CONTEXT_RESET_REASON_INNOCENT_OVERRUNING =3D 4, /* Forced reset to ensure scheduling requirements */ ROGUE_CONTEXT_RESET_REASON_HARD_CONTEXT_SWITCH =3D 5, + /* CDM Mission/safety checksum mismatch */ + ROGUE_CONTEXT_RESET_REASON_WGP_CHECKSUM =3D 6, + /* TRP checksum mismatch */ + ROGUE_CONTEXT_RESET_REASON_TRP_CHECKSUM =3D 7, + /* GPU ECC error (corrected, OK) */ + ROGUE_CONTEXT_RESET_REASON_GPU_ECC_OK =3D 8, + /* GPU ECC error (uncorrected, HWR) */ + ROGUE_CONTEXT_RESET_REASON_GPU_ECC_HWR =3D 9, + /* FW ECC error (corrected, OK) */ + ROGUE_CONTEXT_RESET_REASON_FW_ECC_OK =3D 10, + /* FW ECC error (uncorrected, ERR) */ + ROGUE_CONTEXT_RESET_REASON_FW_ECC_ERR =3D 11, /* FW Safety watchdog triggered */ ROGUE_CONTEXT_RESET_REASON_FW_WATCHDOG =3D 12, /* FW page fault (no HWR) */ --=20 2.43.0 From nobody Fri Apr 3 17:50:41 2026 Received: from mx08-00376f01.pphosted.com (mx08-00376f01.pphosted.com [91.207.212.86]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3472A2D978B for ; Mon, 23 Mar 2026 18:32:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.207.212.86 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774290728; cv=none; b=qizim+dfZNV6W3nhTedA94nCF20dyIiSRQqIy1cPWJAeQhnQ1HuQdvTtLUGuJ8C+1E3fAgJ1llgyFxgcBiCVThEyXvqLD4aGWrKVlU78YtQDQLYnTKs5uGishOayQbvOpAGXgvCXmunJ6spSDlIjlqJQKJQpRMy//WRmQ5VKB9A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774290728; c=relaxed/simple; bh=Ihb0L4am1trLgBXhgc4SlYjCpJ8GxAvjtNHodvsZopk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=q5AfmL3BqQ2KX/UBAQHVfEuMyZElLoxwZIlZlujVtrJ3o0RS4TzR+CUzfMqN1Lrf6PCAR5bF9ipak8MHd4zYMCwn60pXUaBSX5ymjBjF+HH16wqmslMt1NwHuaYg0UPHhXFWTqkBrhmDi9oQu+IRUBCNb3qjkrgtJHGIZIgEIXs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imgtec.com; spf=pass smtp.mailfrom=imgtec.com; dkim=pass (2048-bit key) header.d=imgtec.com header.i=@imgtec.com header.b=QqrE9UJ2; arc=none smtp.client-ip=91.207.212.86 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imgtec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imgtec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imgtec.com header.i=@imgtec.com header.b="QqrE9UJ2" Received: from pps.filterd (m0168888.ppops.net [127.0.0.1]) by mx08-00376f01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62NHNTKu4033998; Mon, 23 Mar 2026 18:31:46 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imgtec.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=dk201812; bh=J P3Laua8fLA0hwdRkebskHrm9+6ilXPpi1MZ6HEGlfI=; b=QqrE9UJ2/wt5EqMqU fyLrePb62633nZ2Qv71zAsrA7Xn9zwKb19+pxEZrasrlwW82Nin8QCMMtyJPRcU0 yUid/z/c0+a1UalTDgOIDWN56gMPsVSFOynFIQmdoueYYHsLezIqi6Hk8b1bdHbS kS6f65Fuv1epA8+a6oWj6oYGlsw8xaUoAPMIISFVbLCIRiyUU2mePSCR0/peH0LP VrEza8+HmnTRHYGok4SutVzspR1E1m9g3LHaExQGl15dzHpxlh2jfFTrvZdrRNVI kuN/CDxrRhLCYULdoct9JC36FJR9QcGgZjUQHvWzqXES8nkNff85aRQzAcB6SRpw Q/SUQ== Received: from hhmail01.hh.imgtec.org (83-244-153-141.cust-83.exponential-e.net [83.244.153.141]) by mx08-00376f01.pphosted.com (PPS) with ESMTPS id 4d1jfqsrx2-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Mar 2026 18:31:46 +0000 (GMT) Received: from [127.0.1.1] (172.25.10.37) by HHMAIL01.hh.imgtec.org (10.100.10.19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.37; Mon, 23 Mar 2026 18:31:45 +0000 From: Alexandru Dadu Date: Mon, 23 Mar 2026 20:31:29 +0200 Subject: [PATCH v3 2/3] drm/imagination: Switch reset_reason fields from enum to u32 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260323-b4-firmware-context-reset-notification-handling-v3-2-1a66049a9a65@imgtec.com> References: <20260323-b4-firmware-context-reset-notification-handling-v3-0-1a66049a9a65@imgtec.com> In-Reply-To: <20260323-b4-firmware-context-reset-notification-handling-v3-0-1a66049a9a65@imgtec.com> To: Frank Binns , Matt Coster , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter CC: , , "Alessio Belle" , Brajesh Gupta , Alexandru Dadu X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774290702; l=1947; i=alexandru.dadu@imgtec.com; s=20260304; h=from:subject:message-id; bh=Ihb0L4am1trLgBXhgc4SlYjCpJ8GxAvjtNHodvsZopk=; b=9BkyotY2Nu/DGdIwEm6cOA54mRZcNoR6x+NoKnzH/5flv2ch5WsgoJS6DthUBAQXdiZFqICVm Alv88vme56rDi7o2OtVC6tJ4qWnS4kyK099iGgXAHLoVsmk3DKJA2tP X-Developer-Key: i=alexandru.dadu@imgtec.com; a=ed25519; pk=FU07SyNrYGwhahqSxbWEuzyXlUh47xBXvLvOR7UA6+U= X-Proofpoint-ORIG-GUID: cikecqB_ZFmpeDOsGmOQE4w5zOwppA4K X-Authority-Analysis: v=2.4 cv=HJjO14tv c=1 sm=1 tr=0 ts=69c18712 cx=c_pps a=AKOq//PuzOIrVTIF9yBwbA==:117 a=AKOq//PuzOIrVTIF9yBwbA==:17 a=7IANbbwssFwA:10 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=VkNPw1HP01LnGYTKEx00:22 a=kQ-hrUj2-E3RCbRHssb7:22 a=qZQ2PDNLMSdLoqI-hfl9:22 a=r_1tXGB3AAAA:8 a=1QHZ_anrujvv2WxOvQkA:9 a=QEXdDO2ut3YA:10 a=t8nPyN_e6usw4ciXM-Pk:22 X-Proofpoint-GUID: cikecqB_ZFmpeDOsGmOQE4w5zOwppA4K X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzIzMDEzNiBTYWx0ZWRfX4Lr4/jwninbI hxSoZNb9Y1e4J5zYmf0vosvCuuNUpPBR2T83+0S0IuVLXAtQ/NnpoKLwkCsZnGn/BbkRfux/wyO UVYgHyx7C/lzH5/X8rD6bD8WVA/1N3XdiYBxuPudRdO5j3jIsk34ObkIS91lPp0u0AdhpQl8KvW 94Io6CMRN5GtOBscEBFUpzcUuPNebmlUUX9ITBfg917D5OlF/9pYRb3I3tYdxZnPnVAqsYQayL8 MJO+g1cBycvwm18FhWgB9vF5lDJptwDoGBg8qlQQMqpuFtmnFuCbPl6gOGH5EoLFCLcT21qBbfW gl41uapfHImM3FeupqRv+UUuOIR8sCyAxDzNMW68TNRNWMLNh7MeX7Ax0Yv3DfY9lWsjyDP2r+j bkl+2+2b1J6KOSK4a6tpG/LvEzBazPdwev5HV1h+rU57A3nSWl3eVsVKgzyqn36j4lLyOBjrt9b Zh1zZNFIzC4vIZMNY/Q== Update the reset_reason fwif structure fields from enum to u32 to remove any ambiguity from the interface (enum is not a fixed size thus is unfit for the purpose of the data type). Fixes: a26f067feac1f ("drm/imagination: Add FWIF headers") Signed-off-by: Alexandru Dadu Reviewed-by: Matt Coster --- drivers/gpu/drm/imagination/pvr_rogue_fwif.h | 8 ++++++-- drivers/gpu/drm/imagination/pvr_rogue_fwif_shared.h | 6 +++++- 2 files changed, 11 insertions(+), 3 deletions(-) diff --git a/drivers/gpu/drm/imagination/pvr_rogue_fwif.h b/drivers/gpu/drm= /imagination/pvr_rogue_fwif.h index 172886be4c82..5d590c4c2566 100644 --- a/drivers/gpu/drm/imagination/pvr_rogue_fwif.h +++ b/drivers/gpu/drm/imagination/pvr_rogue_fwif.h @@ -1347,8 +1347,12 @@ struct rogue_fwif_fwccb_cmd_freelists_reconstruction= _data { struct rogue_fwif_fwccb_cmd_context_reset_data { /* Context affected by the reset */ u32 server_common_context_id; - /* Reason for reset */ - enum rogue_context_reset_reason reset_reason; + /* + * Reason for reset + * The valid values for reset_reason are the ones from + * enum rogue_context_reset_reason + */ + u32 reset_reason; /* Data Master affected by the reset */ u32 dm; /* Job ref running at the time of reset */ diff --git a/drivers/gpu/drm/imagination/pvr_rogue_fwif_shared.h b/drivers/= gpu/drm/imagination/pvr_rogue_fwif_shared.h index f622553cdc11..869d904e3649 100644 --- a/drivers/gpu/drm/imagination/pvr_rogue_fwif_shared.h +++ b/drivers/gpu/drm/imagination/pvr_rogue_fwif_shared.h @@ -261,7 +261,11 @@ enum rogue_context_reset_reason { }; =20 struct rogue_context_reset_reason_data { - enum rogue_context_reset_reason reset_reason; + /* + * The valid values for reset_reason are the ones from + * enum rogue_context_reset_reason + */ + u32 reset_reason; u32 reset_ext_job_ref; }; =20 --=20 2.43.0 From nobody Fri Apr 3 17:50:41 2026 Received: from mx08-00376f01.pphosted.com (mx08-00376f01.pphosted.com [91.207.212.86]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2F7792DA75A for ; Mon, 23 Mar 2026 18:32:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.207.212.86 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774290729; cv=none; b=u/q4z0kkgWfbOVcG5m1xbfECCawrBdIK3jhp/vej3lfhugOdHDKRoHTYtfX12uTVhzbRLBSVVeuh8yaaO+7nJQAWyuoEYvJYhSFveec7YmxWDFZ2JhKpibyaePISWaZBnal2N+/gpV7Niss0Z31h302W7I46j0XFF9MHgYrF/xY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774290729; c=relaxed/simple; bh=d/q652ra8aoN/inhIEgUaSGRKcICDmQWzssZvB3r0D8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=oLL5UBCSxXQWRSEomTUbqg0DiLFphGJpGA0qpyxpQRsuH+Xg+5g9HubosB1ddbwaHmbK6c2gfBdv+uIMBzZiN2LHpijZDRl1wYx7rg7YmObWBTGttV7UKAkvSX991jvxfYbXagrAQ7AFKcuGh8iVTC0QYRnTVM8sHihXBtSN1xA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imgtec.com; spf=pass smtp.mailfrom=imgtec.com; dkim=pass (2048-bit key) header.d=imgtec.com header.i=@imgtec.com header.b=hpov+fT/; arc=none smtp.client-ip=91.207.212.86 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imgtec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imgtec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imgtec.com header.i=@imgtec.com header.b="hpov+fT/" Received: from pps.filterd (m0168888.ppops.net [127.0.0.1]) by mx08-00376f01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62NHN9Zn4033794; Mon, 23 Mar 2026 18:31:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imgtec.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=dk201812; bh=9 IAfZM4d25jbjkXR97EeRhk3LkLze0xpdLTUAIi9yys=; b=hpov+fT/oWLHNbfXx Gimxn7dySCi/LhSjyFaXa2zBPdNX3a0tpfW/Vg5PwU9lXi+IO2tMgcTUvB+WzzZz pQCUamWmQ1jM+T8eQXpzVgZ+KEWD2Nux+C2LGQvb0CLYvUwCMgbPuU67DBYCEsMG ME0nrdeZRiTcQSk0VC00bkZqWDwmYeZwzKJl80U1rCk0EvEhoRuA90L9vonao2nM W64V67mtyZEy53P6D4lDdKGrDdmNcqPAnlw/ndrubkEQZSUB1J8pBMwpPLDjK92h yv7Yc9v1qgfAtG0D1CJDH13bUnPDvaPZGB9sDoEVHS2SBvLrRVyWmVTr/utCQK3t lcpPA== Received: from hhmail01.hh.imgtec.org (83-244-153-141.cust-83.exponential-e.net [83.244.153.141]) by mx08-00376f01.pphosted.com (PPS) with ESMTPS id 4d1jfqsrx3-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Mar 2026 18:31:47 +0000 (GMT) Received: from [127.0.1.1] (172.25.10.37) by HHMAIL01.hh.imgtec.org (10.100.10.19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.37; Mon, 23 Mar 2026 18:31:46 +0000 From: Alexandru Dadu Date: Mon, 23 Mar 2026 20:31:30 +0200 Subject: [PATCH v3 3/3] drm/imagination: Implement handling of context reset notification Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260323-b4-firmware-context-reset-notification-handling-v3-3-1a66049a9a65@imgtec.com> References: <20260323-b4-firmware-context-reset-notification-handling-v3-0-1a66049a9a65@imgtec.com> In-Reply-To: <20260323-b4-firmware-context-reset-notification-handling-v3-0-1a66049a9a65@imgtec.com> To: Frank Binns , Matt Coster , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter CC: , , "Alessio Belle" , Brajesh Gupta , Alexandru Dadu , Sarah Walker X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1774290702; l=6703; i=alexandru.dadu@imgtec.com; s=20260304; h=from:subject:message-id; bh=d/q652ra8aoN/inhIEgUaSGRKcICDmQWzssZvB3r0D8=; b=QRinmSRrHNDKomI3RXQI6n5IWYPCmFxIsz2kxLiOIGwTwg9nmZyhwIPCmkd/534gqemkPKtJr w54eDBpQr2yDIpPxDxacHq7XvGQQErMY5ndZikp/7pAl+b3roX4sFql X-Developer-Key: i=alexandru.dadu@imgtec.com; a=ed25519; pk=FU07SyNrYGwhahqSxbWEuzyXlUh47xBXvLvOR7UA6+U= X-Proofpoint-ORIG-GUID: VQJbfdYaIOHDGTOH5-CUG3vqUYy7mZKq X-Authority-Analysis: v=2.4 cv=HJjO14tv c=1 sm=1 tr=0 ts=69c18713 cx=c_pps a=AKOq//PuzOIrVTIF9yBwbA==:117 a=AKOq//PuzOIrVTIF9yBwbA==:17 a=7IANbbwssFwA:10 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=VkNPw1HP01LnGYTKEx00:22 a=kQ-hrUj2-E3RCbRHssb7:22 a=qZQ2PDNLMSdLoqI-hfl9:22 a=r_1tXGB3AAAA:8 a=eoAnicgNG9KoMJQc0cgA:9 a=QEXdDO2ut3YA:10 a=t8nPyN_e6usw4ciXM-Pk:22 X-Proofpoint-GUID: VQJbfdYaIOHDGTOH5-CUG3vqUYy7mZKq X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzIzMDEzNiBTYWx0ZWRfX0EQV+cCyt/0T 4Iqop+1VaOZHQzL4fbAYv6HAwFaEP2/IT3f4f5MzLsDlzVQoWpEzS4S4YumpGbHfjRU1yXfPruy 1kCDM1VpJpSI3erWYTdfHbV6FTdB6VCL1nTyQHwCQS6S5rzFLshTepegmGqOzQjVx2nBX8Rl6bd G+M2A7zQkyKQj2QohYkOGkRUPXdRjzFAZjQ9hUC/NMGfUx5g7P8PwLpg/jDpqMXfYVifUbFsmPw dcpyDEaJ8dQJibFrkuXGZkoqx+ddrjNlwAeRHStb6LS40/qfnybjqWD8OjHwUwR8EC/CXYOe6s1 NOgv4uya9OT3JlUQXXTEuGW6oRrSoke1eGQt77+MAFymHpR1hlNOBKwmzW40supI5CQfCEx/14D /BLx92DeEgXnzeQogXzbYl/w9YmPE0WBDc112si5DKp1rV+fIW09g3ih5xVKJCqKDbZRoNoxEdF Mq7+QR6d4cdT2mOgl2g== The firmware will send the context reset notification message as part of handling hardware recovery (HWR) events deecoding the message and printing via drm_info(). This eliminates the "Unknown FWCCB command" message that was previously printed. Co-developed-by: Sarah Walker Signed-off-by: Sarah Walker Signed-off-by: Alexandru Dadu Reviewed-by: Matt Coster --- drivers/gpu/drm/imagination/Makefile | 1 + drivers/gpu/drm/imagination/pvr_ccb.c | 5 ++ drivers/gpu/drm/imagination/pvr_dump.c | 113 +++++++++++++++++++++++++++++= ++++ drivers/gpu/drm/imagination/pvr_dump.h | 17 +++++ 4 files changed, 136 insertions(+) diff --git a/drivers/gpu/drm/imagination/Makefile b/drivers/gpu/drm/imagina= tion/Makefile index f5072f06b4c4..1222a14262e4 100644 --- a/drivers/gpu/drm/imagination/Makefile +++ b/drivers/gpu/drm/imagination/Makefile @@ -8,6 +8,7 @@ powervr-y :=3D \ pvr_device.o \ pvr_device_info.o \ pvr_drv.o \ + pvr_dump.o \ pvr_free_list.o \ pvr_fw.o \ pvr_fw_meta.o \ diff --git a/drivers/gpu/drm/imagination/pvr_ccb.c b/drivers/gpu/drm/imagin= ation/pvr_ccb.c index f89db5e3baa2..a04520e7efc0 100644 --- a/drivers/gpu/drm/imagination/pvr_ccb.c +++ b/drivers/gpu/drm/imagination/pvr_ccb.c @@ -4,6 +4,7 @@ #include "pvr_ccb.h" #include "pvr_device.h" #include "pvr_drv.h" +#include "pvr_dump.h" #include "pvr_free_list.h" #include "pvr_fw.h" #include "pvr_gem.h" @@ -165,6 +166,10 @@ process_fwccb_command(struct pvr_device *pvr_dev, stru= ct rogue_fwif_fwccb_cmd *c * suppress the "unknown" warning when receiving this command. */ break; + case ROGUE_FWIF_FWCCB_CMD_CONTEXT_RESET_NOTIFICATION: + pvr_dump_context_reset_notification(pvr_dev, + &cmd->cmd_data.cmd_context_reset_notification); + break; =20 default: drm_info(drm_dev, "Received unknown FWCCB command (type=3D%d)\n", diff --git a/drivers/gpu/drm/imagination/pvr_dump.c b/drivers/gpu/drm/imagi= nation/pvr_dump.c new file mode 100644 index 000000000000..bb52eea8b63a --- /dev/null +++ b/drivers/gpu/drm/imagination/pvr_dump.c @@ -0,0 +1,113 @@ +// SPDX-License-Identifier: GPL-2.0 OR MIT +/* Copyright (c) 2026 Imagination Technologies Ltd. */ + +#include "pvr_device.h" +#include "pvr_dump.h" +#include "pvr_rogue_fwif.h" + +#include +#include + +static const char * +get_reset_reason_desc(enum rogue_context_reset_reason reason) +{ + switch (reason) { + case ROGUE_CONTEXT_RESET_REASON_NONE: + return "None"; + case ROGUE_CONTEXT_RESET_REASON_GUILTY_LOCKUP: + return "Guilty lockup"; + case ROGUE_CONTEXT_RESET_REASON_INNOCENT_LOCKUP: + return "Innocent lockup"; + case ROGUE_CONTEXT_RESET_REASON_GUILTY_OVERRUNING: + return "Guilty overrunning"; + case ROGUE_CONTEXT_RESET_REASON_INNOCENT_OVERRUNING: + return "Innocent overrunning"; + case ROGUE_CONTEXT_RESET_REASON_HARD_CONTEXT_SWITCH: + return "Hard context switch"; + case ROGUE_CONTEXT_RESET_REASON_WGP_CHECKSUM: + return "CDM Mission/safety checksum mismatch"; + case ROGUE_CONTEXT_RESET_REASON_TRP_CHECKSUM: + return "TRP checksum mismatch"; + case ROGUE_CONTEXT_RESET_REASON_GPU_ECC_OK: + return "GPU ECC error (corrected, OK)"; + case ROGUE_CONTEXT_RESET_REASON_GPU_ECC_HWR: + return "GPU ECC error (uncorrected, HWR)"; + case ROGUE_CONTEXT_RESET_REASON_FW_ECC_OK: + return "Firmware ECC error (corrected, OK)"; + case ROGUE_CONTEXT_RESET_REASON_FW_ECC_ERR: + return "Firmware ECC error (uncorrected, ERR)"; + case ROGUE_CONTEXT_RESET_REASON_FW_WATCHDOG: + return "Firmware watchdog"; + case ROGUE_CONTEXT_RESET_REASON_FW_PAGEFAULT: + return "Firmware pagefault"; + case ROGUE_CONTEXT_RESET_REASON_FW_EXEC_ERR: + return "Firmware execution error"; + case ROGUE_CONTEXT_RESET_REASON_HOST_WDG_FW_ERR: + return "Host watchdog"; + case ROGUE_CONTEXT_GEOM_OOM_DISABLED: + return "Geometry OOM disabled"; + + default: + return "Unknown"; + } +} + +static const char * +get_dm_name(u32 dm) +{ + switch (dm) { + case PVR_FWIF_DM_GP: + return "General purpose"; + /* PVR_FWIF_DM_TDM has the same index, but is discriminated by a device f= eature */ + case PVR_FWIF_DM_2D: + return "2D or TDM"; + case PVR_FWIF_DM_GEOM: + return "Geometry"; + case PVR_FWIF_DM_FRAG: + return "Fragment"; + case PVR_FWIF_DM_CDM: + return "Compute"; + case PVR_FWIF_DM_RAY: + return "Raytracing"; + case PVR_FWIF_DM_GEOM2: + return "Geometry 2"; + case PVR_FWIF_DM_GEOM3: + return "Geometry 3"; + case PVR_FWIF_DM_GEOM4: + return "Geometry 4"; + + default: + return "Unknown"; + } +} + +/** + * pvr_dump_context_reset_notification() - Handle context reset notificati= on from FW + * @pvr_dev: Device pointer. + * @data: Data provided by FW. + * + * This will decode the data structure provided by FW and print the result= s via drm_info(). + */ +void +pvr_dump_context_reset_notification(struct pvr_device *pvr_dev, + struct rogue_fwif_fwccb_cmd_context_reset_data *data) +{ + struct drm_device *drm_dev =3D from_pvr_device(pvr_dev); + + if (data->flags & ROGUE_FWIF_FWCCB_CMD_CONTEXT_RESET_FLAG_ALL_CTXS) { + drm_info(drm_dev, "Received context reset notification for all contexts\= n"); + } else { + drm_info(drm_dev, "Received context reset notification on context %u\n", + data->server_common_context_id); + } + + drm_info(drm_dev, " Reset reason=3D%u (%s)\n", data->reset_reason, + get_reset_reason_desc((enum rogue_context_reset_reason)data->reset_reas= on)); + drm_info(drm_dev, " Data Master=3D%u (%s)\n", data->dm, get_dm_name(data= ->dm)); + drm_info(drm_dev, " Job ref=3D%u\n", data->reset_job_ref); + + if (data->flags & ROGUE_FWIF_FWCCB_CMD_CONTEXT_RESET_FLAG_PF) { + drm_info(drm_dev, " Page fault occurred, fault address=3D%llx\n", + data->fault_address); + } +} diff --git a/drivers/gpu/drm/imagination/pvr_dump.h b/drivers/gpu/drm/imagi= nation/pvr_dump.h new file mode 100644 index 000000000000..1e3e68694f5f --- /dev/null +++ b/drivers/gpu/drm/imagination/pvr_dump.h @@ -0,0 +1,17 @@ +/* SPDX-License-Identifier: GPL-2.0 OR MIT */ +/* Copyright (c) 2026 Imagination Technologies Ltd. */ + +#ifndef PVR_DUMP_H +#define PVR_DUMP_H + +/* Forward declaration from pvr_device.h. */ +struct pvr_device; + +/* Forward declaration from pvr_rogue_fwif.h. */ +struct rogue_fwif_fwccb_cmd_context_reset_data; + +void +pvr_dump_context_reset_notification(struct pvr_device *pvr_dev, + struct rogue_fwif_fwccb_cmd_context_reset_data *data); + +#endif /* PVR_DUMP_H */ --=20 2.43.0