From nobody Sat Apr 4 01:51:13 2026 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3852E3246FE for ; Sun, 22 Mar 2026 12:24:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774182272; cv=none; b=jtsoEo0TV7aV3fl3C0yEC1PIbySH2wqJ26ZFn/F8WCZvV/IzL0NjshPRlBSZahOTwpPAv6tTiaLpRkvpPvC32w9XgvKqEpe3DKcnStt/EFLLMk9T62AkTgN/J0DHkFQf05PUl7sCa7ZjlickhvjY+UOWnnHU98alGYktZdhyu+o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774182272; c=relaxed/simple; bh=U1adm3g3B9v7a5MeskhnTiomMzDoVQVY57YQV/+SBsY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=cJK+PrNRsSO2zJ2y4POKkmny26Nmbq9oGseJvODrehzA9r+PKRCA7MUFzDOWeAjD4vn/ln6owB/kgLJs4NC2Grsp+/ha3mooMbxOAWt9JykfB8n+g6Qsmg3kCVidjDZqz06DI35kDejmsB+FF7MlsGD7ASG3S9kQ8UtNBSOhxnM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Wd7WUdPA; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Wd7WUdPA" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-486b96760easo36409755e9.2 for ; Sun, 22 Mar 2026 05:24:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774182270; x=1774787070; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/2ypyUw2VRpKAfR8FIRxqzsDwKCOO3CZ741DYEI3teg=; b=Wd7WUdPAi8ItlOJOL8ifyKtHijG/PRSH6Dnj33QZZU/ecFyzC0sj26m27KNQrol6av PSpvGyxmqs+MeelDt4wnAek08Lf/b8vqkW0euvbu1qTkL/kH9IWe0U232sjYiAIxLusY Effoq1p6+Q5Mr0ashEOIBogWTAlc3lx+xgfvPUlBeOiewHau+o9/SW++r9jDwROYtE+9 XW27j/XLf0o3x3igMZ2bEaYotldRPgAw/DT3aupZXh4ughQXVeDqdRQ/P5zk3ph/CJjy kEZNYGzQ6Z24I+2T5YZDoas0i2Wx9hQUcoMZearhQ/JQWUDpxKMg8JKJ+Oe4F69nsZdz o9Pw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774182270; x=1774787070; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=/2ypyUw2VRpKAfR8FIRxqzsDwKCOO3CZ741DYEI3teg=; b=X/bN/Clb2j5oQRTemYEyb6XpLzlJSIhhDel5vp4m6vQoC6hiwshKKp6MNacCrVhQb7 QGDDTHZuuQyazzydbYcK51svM2Yezk8W54+Fc+qkD0nzybqonDj3WWAsZUwKJ+neoThJ 51qinxRdZ1UYK7TUcG3DHE8A+Jt04kBqXoGqBlObY+vTFkrTUnwRRBPkiEoUrFhzjBWD PGaKnyhhbatm7OIP6C9UkCYBsqEImK3kAh9xOp9OWE60hFAr4mFYuIOj+1QYfIMI2RSR Yp9TDJqVPRNz7WVrxI+K8Ydobe36NO8PDR1u8Tg4NfgdNn+EpgJWitExjxJX81QFzFVM fqIA== X-Forwarded-Encrypted: i=1; AJvYcCVwB7LRcXZzJvxGCdCoSbwyO5wS9k1Y6uEm625nVUo2FKflbIShnvuRDfB8TmufabAIk6EQ8QAzc3XdhvE=@vger.kernel.org X-Gm-Message-State: AOJu0YzX2TAFly1jyp+r1rmOB2ksYGOHR/QfVcysbZswUfwDcF/0dnqE W39eskSnmDvdib32jRBIbzEWOMbGA983ftqIgp1VJIL4K8ogJ6n+NlTMGzf/rQ== X-Gm-Gg: ATEYQzy85PwrtkDrccFqGyMAAWDlym/VkCpcLATgUu492su2poESawj1xq3vt51sVND FeKfS5jgMw0gSzGDmDFer836fkcT6FRjNQ7qyJb5Spvi6qwxC70rYu3VYQjQaKxQTyLGHeDekUJ 5LEmhzMpIs5bC+Jg6K/NVzfDyTTCLwJsb/NOyzUqCen1pT19ObVk5tiSwtdsQa5V1T/7V322Ten t/BdIMxfi+CvUqt+hWgHBoW10oL2gY0fTjMkI7fzRk59bj9fQ/oByUGNUBboDzrPeXRCynw4M+I QrRjDCxWhjQIrFm4bqeOLzSR4CiOcIORJQ5zzWDEfEYhUCeJK1y9R4vpEfHD76hIUy/6Az/XQEh 9Xgj6iuMAS7PfBSJpFoobRGJ2Uk8DpV4a4+4Gd/WoXdSVbFXRVnuQsqHIM4FWPDr/8LwuXtmuJi zJsBUwRBwyQB4G+EYKMRmKMCUQmO1dXr2FNO3BjxCs6bk7pGgg X-Received: by 2002:a05:600c:474f:b0:477:7bca:8b34 with SMTP id 5b1f17b1804b1-486fedab2edmr126544385e9.6.1774182269673; Sun, 22 Mar 2026 05:24:29 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:1bdc:7f84:18bc:1e56]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b64703343sm21072695f8f.19.2026.03.22.05.24.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Mar 2026 05:24:29 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner Cc: Biju Das , linux-kernel@vger.kernel.org, Geert Uytterhoeven , Prabhakar Mahadev Lad , Biju Das , linux-renesas-soc@vger.kernel.org Subject: [PATCH v6 06/15] irqchip/renesas-rzg2l: Split set_type handler into separate IRQ and TINT functions Date: Sun, 22 Mar 2026 12:23:49 +0000 Message-ID: <20260322122421.132474-7-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260322122421.132474-1-biju.das.jz@bp.renesas.com> References: <20260322122421.132474-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The single rzg2l_irqc_set_type() handler used hw_irq range checks to dispatch to either rzg2l_irq_set_type() or rzg2l_tint_set_edge(). Split this into two dedicated handlers, rzg2l_irqc_irq_set_type() and rzg2l_irqc_tint_set_type(), each calling only their respective type configuration function without runtime conditionals. Signed-off-by: Biju Das --- v5->v6: * No change. v5: * New patch. --- drivers/irqchip/irq-renesas-rzg2l.c | 29 ++++++++++++++++++----------- 1 file changed, 18 insertions(+), 11 deletions(-) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-rene= sas-rzg2l.c index 0683559c31bf..84dded4beae6 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -393,15 +393,22 @@ static int rzg2l_tint_set_edge(struct irq_data *d, un= signed int type) return 0; } =20 -static int rzg2l_irqc_set_type(struct irq_data *d, unsigned int type) +static int rzg2l_irqc_irq_set_type(struct irq_data *d, unsigned int type) { - unsigned int hw_irq =3D irqd_to_hwirq(d); - int ret =3D -EINVAL; + int ret; + + ret =3D rzg2l_irq_set_type(d, type); + if (ret) + return ret; + + return irq_chip_set_type_parent(d, IRQ_TYPE_LEVEL_HIGH); +} + +static int rzg2l_irqc_tint_set_type(struct irq_data *d, unsigned int type) +{ + int ret; =20 - if (hw_irq >=3D IRQC_IRQ_START && hw_irq <=3D IRQC_IRQ_COUNT) - ret =3D rzg2l_irq_set_type(d, type); - else if (hw_irq >=3D IRQC_TINT_START && hw_irq < IRQC_NUM_IRQ) - ret =3D rzg2l_tint_set_edge(d, type); + ret =3D rzg2l_tint_set_edge(d, type); if (ret) return ret; =20 @@ -454,7 +461,7 @@ static const struct irq_chip rzg2l_irqc_irq_chip =3D { .irq_get_irqchip_state =3D irq_chip_get_parent_state, .irq_set_irqchip_state =3D irq_chip_set_parent_state, .irq_retrigger =3D irq_chip_retrigger_hierarchy, - .irq_set_type =3D rzg2l_irqc_set_type, + .irq_set_type =3D rzg2l_irqc_irq_set_type, .irq_set_affinity =3D irq_chip_set_affinity_parent, .flags =3D IRQCHIP_MASK_ON_SUSPEND | IRQCHIP_SET_TYPE_MASKED | @@ -471,7 +478,7 @@ static const struct irq_chip rzg2l_irqc_tint_chip =3D { .irq_get_irqchip_state =3D irq_chip_get_parent_state, .irq_set_irqchip_state =3D irq_chip_set_parent_state, .irq_retrigger =3D irq_chip_retrigger_hierarchy, - .irq_set_type =3D rzg2l_irqc_set_type, + .irq_set_type =3D rzg2l_irqc_tint_set_type, .irq_set_affinity =3D irq_chip_set_affinity_parent, .flags =3D IRQCHIP_MASK_ON_SUSPEND | IRQCHIP_SET_TYPE_MASKED | @@ -488,7 +495,7 @@ static const struct irq_chip rzfive_irqc_irq_chip =3D { .irq_get_irqchip_state =3D irq_chip_get_parent_state, .irq_set_irqchip_state =3D irq_chip_set_parent_state, .irq_retrigger =3D irq_chip_retrigger_hierarchy, - .irq_set_type =3D rzg2l_irqc_set_type, + .irq_set_type =3D rzg2l_irqc_irq_set_type, .irq_set_affinity =3D irq_chip_set_affinity_parent, .flags =3D IRQCHIP_MASK_ON_SUSPEND | IRQCHIP_SET_TYPE_MASKED | @@ -505,7 +512,7 @@ static const struct irq_chip rzfive_irqc_tint_chip =3D { .irq_get_irqchip_state =3D irq_chip_get_parent_state, .irq_set_irqchip_state =3D irq_chip_set_parent_state, .irq_retrigger =3D irq_chip_retrigger_hierarchy, - .irq_set_type =3D rzg2l_irqc_set_type, + .irq_set_type =3D rzg2l_irqc_tint_set_type, .irq_set_affinity =3D irq_chip_set_affinity_parent, .flags =3D IRQCHIP_MASK_ON_SUSPEND | IRQCHIP_SET_TYPE_MASKED | --=20 2.43.0