From nobody Sat Apr 4 01:36:50 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 09ACE33ADBF for ; Sun, 22 Mar 2026 12:24:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774182268; cv=none; b=kwWSSCEIH0Ou4gwaPBsO6TB6Ogb2ANDMXTPGuj2M1Gk2Uou256gfGM7WMWUgLBBgKLNfsAOEF70jv13wbuRhjxQPRBI40FLwFh5tXdT602zihbUDu5wjhn6XaRrvQUol5CoYsYzfKxqBaJMv3XBQ0e2w/LmEO/WpRN3ieSwLgig= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774182268; c=relaxed/simple; bh=lxacpAYgrpBPEvUlWUsxBUzA3CNWIf4N6V0WaXElW3E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Lqr3JRE9StiUGr3bnGJWVFZ+88J62b6KyHAVhwkfnU9jXR0WTxpLCXQwmG3MfvnIuhmyWF7/cMGYwRcsP1BUTG6e/mPWLeNMBb2uHbyN+PkNJZfaCU60BqnG5HMewuuGxGQIiW8Vb8eFSO4e1B+9cdlnT+4NkPuOs614Rs9r2lo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gyqiZZrN; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gyqiZZrN" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-48558d6ef83so18228795e9.3 for ; Sun, 22 Mar 2026 05:24:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774182265; x=1774787065; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=YREtjqFTpGoqOZEEhucQYxmXOC7F6oMHgtKmEcTK5j8=; b=gyqiZZrNhBkYPDeOm3Ed6B+33Uw3/FdOErVKE9okHM18ECEneYxclVN1iooJDhNu9Q Gi3Js7XwwFwz/+gAEmZ+wqkUmKWUSSqDjg+8NASrkg9wv9NI1nvPyHLklBkkm1DM+V6E 3W+3BZwbkLYsAt+8AaURdBlqJDQ8sMYXp7r07xPVRw8DlP6KwBbEy+KDbJjRNfNT88xW 6ndAEoB3Nfd2yfaEx3iq3no1ssjxppbMW6w7Lj3zvYdFauG8JupK6irHH7TF5t2Zoyxr 5kygZqkAYyv6JBKRSY7cqZkxmQs2OB5hM3xEl3f/67bYlG0+cPK83p7qhGGdRiZvCtO6 VZqg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774182265; x=1774787065; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=YREtjqFTpGoqOZEEhucQYxmXOC7F6oMHgtKmEcTK5j8=; b=LdDvyvdyWrvtgKr+Kbp9A8YTPccC3Z3S5gycmdJsH9KnljOr9FwtaHUaeIok+XsAMI Sj26r+Uu8VBHM4UNPASMmF246M58wpx4LU+5Zg/mkEM4BYssyK/FFl3UyzWEOStObQrF Wql7enDL9/df25/bh3TlkaAKCf554cq/3SAKcIlwzK31URCnJ7OOpE1eep+G+rjjZ59n hmsXgAEMJZIluAwmQ+ei3ZayWACxt7yYs+JQP5d61WYQnrS0Wjs0mohvNvlk+xATDZgX A8W4O9HUrORNXoFhzQaF5w+fY2HfwGtg20iFaAt3/BeQGO9gxvwMy2+3UOlf/vM/J5LF h2YQ== X-Forwarded-Encrypted: i=1; AJvYcCXm8FhVJzrkPTR58/wsvudbExaluXooIQcf23QIrgHuzIbFHI5VSKVL7HmbseQpR/OnzqPMX/q3NFvAcvg=@vger.kernel.org X-Gm-Message-State: AOJu0YwiXap37DcekegKKf07HhvzhSBSqLBZQv4OFWaEkQGS42UxQXPc AGlUuagm1FWKzvIAxPObiWCpPH/prnJQMrv1Y5klH3O8mQyJZFMPu3Si X-Gm-Gg: ATEYQzzhbkJq6p1bpI/R4z90uz/JWoVFImkld4Uif8mSQCnQZR6tgAsPUK5GKv4hcch gV9rlIvBUIcwxeo+ErPiHbzjh91vUWUGB27JGWVFRkZolwTITX6Uv3YARVAYAPNAjmqV918m8Nt vzxnsM9YSzozpE/W5U5mR7p22aN1mHBjPCbhv1evF/hLw/Kzj1m5f3kUqeIeMCAweSAGDBs4wB1 9on4iUxL6BoOaD71k+jN8WeSh9UTlpyxdTzpaYaEpY6O1IoDb1dITQO2EjUNOba+hTeAqI0bzmM 555E8XJTtjY86M+ZiyAn2YDDJVp+wsVs3/U533ECwdPQomyTJPREsomupSiuv6fLQGib1VU9HGM B59+EmZq5GUX1S1uKdqQBFo/4I5X8Ifa8vwMaZdKauYdG1juEXi/dkcIj6KRp9OA2u1KFS4BGDi 9pN+oULJYBnYzkfK0i5p0JHgMbG5uDoo+DdVh2IDPY7VHienqWv8L/hqwPwb4= X-Received: by 2002:a05:600c:c84:b0:485:39d1:b500 with SMTP id 5b1f17b1804b1-486fee0d859mr127791845e9.16.1774182265147; Sun, 22 Mar 2026 05:24:25 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:1bdc:7f84:18bc:1e56]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b64703343sm21072695f8f.19.2026.03.22.05.24.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Mar 2026 05:24:24 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Magnus Damm Cc: Biju Das , Lad Prabhakar , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Biju Das Subject: [PATCH v6 01/15] dt-bindings: interrupt-controller: renesas,rzg2l-irqc: Use pattern for interrupt-names Date: Sun, 22 Mar 2026 12:23:44 +0000 Message-ID: <20260322122421.132474-2-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260322122421.132474-1-biju.das.jz@bp.renesas.com> References: <20260322122421.132474-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Simplify the bindings by using pattern property for interrupt-names. It also allows to change the ordering of interrupts. Reviewed-by: Rob Herring (Arm) Signed-off-by: Biju Das --- v5->v6: * No change. v4->v5: * No change. v3->v4: * Updated commit description. v2->v3: [3] * Dropped items and instead used enum for single compatible values * Add minItems for interrupts and interrupt-names properties of=20 the RZ/{G2L,G2UL,Five,V2L} SoCs * Replaced maxItems->minItems for interrupts and interrupt-names properties of the RZ/G3L SoC. v1->v2: [2] * Simplified the binding using pattern [3] https://lore.kernel.org/all/20260204180632.249139-3-biju.das.jz@bp.rene= sas.com/ [2] https://lore.kernel.org/all/20260206111658.231934-3-biju.das.jz@bp.rene= sas.com/ [1]https://lore.kernel.org/all/20260204142320.103184-2-biju.das.jz@bp.renes= as.com/ --- v3->v4: * Collected tag from Rob [1] * Updated commit description and kept the tag as it is trivial change. v2->v3: [2] * No change v1->v2: * New patch [1]. [1] https://lore.kernel.org/all/20260204180632.249139-2-biju.das.jz@bp.rene= sas.com/ [2] https://lore.kernel.org/all/20260206111658.231934-2-biju.das.jz@bp.rene= sas.com/ --- .../renesas,rzg2l-irqc.yaml | 120 ++++-------------- 1 file changed, 23 insertions(+), 97 deletions(-) diff --git a/Documentation/devicetree/bindings/interrupt-controller/renesas= ,rzg2l-irqc.yaml b/Documentation/devicetree/bindings/interrupt-controller/r= enesas,rzg2l-irqc.yaml index 44b6ae5fc802..a0b57d808639 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-= irqc.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/renesas,rzg2l-= irqc.yaml @@ -48,107 +48,33 @@ properties: =20 interrupts: minItems: 45 - items: - - description: NMI interrupt - - description: IRQ0 interrupt - - description: IRQ1 interrupt - - description: IRQ2 interrupt - - description: IRQ3 interrupt - - description: IRQ4 interrupt - - description: IRQ5 interrupt - - description: IRQ6 interrupt - - description: IRQ7 interrupt - - description: GPIO interrupt, TINT0 - - description: GPIO interrupt, TINT1 - - description: GPIO interrupt, TINT2 - - description: GPIO interrupt, TINT3 - - description: GPIO interrupt, TINT4 - - description: GPIO interrupt, TINT5 - - description: GPIO interrupt, TINT6 - - description: GPIO interrupt, TINT7 - - description: GPIO interrupt, TINT8 - - description: GPIO interrupt, TINT9 - - description: GPIO interrupt, TINT10 - - description: GPIO interrupt, TINT11 - - description: GPIO interrupt, TINT12 - - description: GPIO interrupt, TINT13 - - description: GPIO interrupt, TINT14 - - description: GPIO interrupt, TINT15 - - description: GPIO interrupt, TINT16 - - description: GPIO interrupt, TINT17 - - description: GPIO interrupt, TINT18 - - description: GPIO interrupt, TINT19 - - description: GPIO interrupt, TINT20 - - description: GPIO interrupt, TINT21 - - description: GPIO interrupt, TINT22 - - description: GPIO interrupt, TINT23 - - description: GPIO interrupt, TINT24 - - description: GPIO interrupt, TINT25 - - description: GPIO interrupt, TINT26 - - description: GPIO interrupt, TINT27 - - description: GPIO interrupt, TINT28 - - description: GPIO interrupt, TINT29 - - description: GPIO interrupt, TINT30 - - description: GPIO interrupt, TINT31 - - description: Bus error interrupt - - description: ECCRAM0 or combined ECCRAM0/1 1bit error interrupt - - description: ECCRAM0 or combined ECCRAM0/1 2bit error interrupt - - description: ECCRAM0 or combined ECCRAM0/1 error overflow interrupt - - description: ECCRAM1 1bit error interrupt - - description: ECCRAM1 2bit error interrupt - - description: ECCRAM1 error overflow interrupt + maxItems: 48 =20 interrupt-names: minItems: 45 + maxItems: 48 items: - - const: nmi - - const: irq0 - - const: irq1 - - const: irq2 - - const: irq3 - - const: irq4 - - const: irq5 - - const: irq6 - - const: irq7 - - const: tint0 - - const: tint1 - - const: tint2 - - const: tint3 - - const: tint4 - - const: tint5 - - const: tint6 - - const: tint7 - - const: tint8 - - const: tint9 - - const: tint10 - - const: tint11 - - const: tint12 - - const: tint13 - - const: tint14 - - const: tint15 - - const: tint16 - - const: tint17 - - const: tint18 - - const: tint19 - - const: tint20 - - const: tint21 - - const: tint22 - - const: tint23 - - const: tint24 - - const: tint25 - - const: tint26 - - const: tint27 - - const: tint28 - - const: tint29 - - const: tint30 - - const: tint31 - - const: bus-err - - const: ec7tie1-0 - - const: ec7tie2-0 - - const: ec7tiovf-0 - - const: ec7tie1-1 - - const: ec7tie2-1 - - const: ec7tiovf-1 + oneOf: + - description: NMI interrupt + const: nmi + - description: External IRQ interrupt + pattern: '^irq([0-7])$' + - description: GPIO interrupt + pattern: '^tint([0-9]|1[0-9]|2[0-9]|3[0-1])$' + - description: Bus error interrupt + const: bus-err + - description: ECCRAM0 or combined ECCRAM0/1 1bit error interrupt + const: ec7tie1-0 + - description: ECCRAM0 or combined ECCRAM0/1 2bit error interrupt + const: ec7tie2-0 + - description: ECCRAM0 or combined ECCRAM0/1 error overflow interr= upt + const: ec7tiovf-0 + - description: ECCRAM1 1bit error interrupt + const: ec7tie1-1 + - description: ECCRAM1 2bit error interrupt + const: ec7tie2-1 + - description: ECCRAM1 error overflow interrupt + const: ec7tiovf-1 =20 clocks: maxItems: 2 --=20 2.43.0