From nobody Sat Apr 4 01:50:35 2026 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 460863815FB for ; Sun, 22 Mar 2026 12:24:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774182279; cv=none; b=Lto6zddTq6pKH1hsjyaaRFNvDSubHsohRLBvKZkhpaoosU3wBJKSw7oIQOe79l/A4lZ92HqHmIKTxXLLT2RqnMvFmGRmRYEU38uTSNbmRwzpdABEqwfkisASO3sdg5Jgmi2zKkg5mQXx/a8hCQOde4mBawaHj8fS4ZRE+cIWdMY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774182279; c=relaxed/simple; bh=S+4BPxJU5Kk+nIfPsnBIoHPjbABp6TSzLPC/76S+g9k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Hv5V6e1SQD/TAVPwCowgwOcRdUJ7YGc9MH5nej/VCp35w5hLKlJx70vWli8K+Lhw6mpmiiZmOg8cW/JH7VI7B6fX/9MKFGlIWYg+XBNxz1bJQwKmRRw3KEyk0N94fjjQQkRwg9bQJ+WaTagabX+Sdv0j2Q5bZjkJ9zo8PQkX1F0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Y2gobF60; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Y2gobF60" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-43b44c0bcdbso3417851f8f.1 for ; Sun, 22 Mar 2026 05:24:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774182276; x=1774787076; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=KrJ4mSuL5E0IZGdIKCuZQd5Am0OCty4uBI8sBwOehI8=; b=Y2gobF604o2iiceFqniMDK7OFA2dxzM792R6+tzDkpozQb+fBPJLiD1WT0ro8DC33h 4CY86R1bDSjvXyC9AbA8LnGMFBnXRNU7RTwveuUuRpreXe1ieITq+t2wuVCaPOao+KrW MXmefGK/w+RZ+LuaR1Jq//+KT12w1qLBHxttYyUN5EaHZMKJgKT1Zz5kxB5TeuyYiteu 5Vp4e1UgKD/Xr81pKIj65/4YCb3kUZtl5Q6erEBqJGs6xbXaWpVhyfh02HOmHf+K2FV8 HKfSKAqIpptG3AVB7jpak+Dgj1iDqm0JkFWX8MUGuufVuGq3G6JmEg0rWtc5xei36JQL AHdQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774182276; x=1774787076; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=KrJ4mSuL5E0IZGdIKCuZQd5Am0OCty4uBI8sBwOehI8=; b=IL+C4LD+TQawpYeBuPwLoD0u5axqnMbTP1Gf3FZ2op6LkbFHC+Hd53gIIMwibBBDyv ls/w++C+yshS028u2lPikc9tn3zv8ya1ZO95/Ig5ZCQxD4nGBZIZEphaeaqKhwGOMwFZ Qg7c/JjZHX9ERn+Z0rYDwiERm5a2mdNaXk49hTtPXlzR8i9/hVkg6zk9cF0TCmFBUR2N 6D2oQtrPq/b2dBClIwW2HC9E59+x4Wm/V37LM7pv2QWsgdCmgdoSGlmC61VcaBzZu7XJ tVPCN7RmvsCRIuxXzUF7b/42tf7zIvmWcZWeuC/XD44xcClED24GCTukSkHT1neB2qpv oxwg== X-Forwarded-Encrypted: i=1; AJvYcCU/A5JRUrvli1oQg2jBCUYOWzQDRgMkh14/cpTJHvIMX3JlDtHLmhGwqyAnUE9n1MH4hgWfoRyGNtUt6SU=@vger.kernel.org X-Gm-Message-State: AOJu0YywJZyct7Thz+cQ/NRt+xHacj691E0FBRS+l+gw7IlFYM3M7W38 DIuHVrA4A4qrq8S5By0j4DUJDGvghg6JpeouKGsqeXfGbgrbeP1bgxnK X-Gm-Gg: ATEYQzwW5XA1KKrWVcbNOEBX1rsX4ovtdL/Liqt86JEcZ2YcvhFHR8/UMXrnJbOQwwx r0vb3h6rX/wxuvcSXvZVKH+Fjf81qJ6GQ++LWc94VUinVS3XKUBntyjizDHIqPOgSHdhUfXLjuJ SFheMhclwlIXytk4fOw4irklIaSeDD9COJ9cJLBBQv6NXKIrWbKNyPTeww/1kEmlu4dtmiUGPPp 8Bbe+AIz57tBDANTYpbqdzYORFWQw7C+pTHmYOcMytXHD+H7e9e/jU5ItMPb5fCZPS+m7FOMLWO V7G7oTu+V1ytHh/zeoOUYOh0d+LYVY5ek9UV4eVCsUC19qUxGvoOP8t7l7Jwb8Srf9871Z0w7T6 Vh72s+K0+qer1P9SsoPfGqsoe1RoCM5xv8BrmlFsP2wxiwM4mwpOqaNLhZebalsnb6gCB6XEJVr BIqi3W4H0a6ggt/60QSyl89KJ3YC8hI5/hpsnd2PGFEGaOXTsg X-Received: by 2002:a05:6000:2010:b0:43b:5022:804 with SMTP id ffacd0b85a97d-43b64262ff5mr13488541f8f.29.1774182275561; Sun, 22 Mar 2026 05:24:35 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:1bdc:7f84:18bc:1e56]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b64703343sm21072695f8f.19.2026.03.22.05.24.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Mar 2026 05:24:35 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner Cc: Biju Das , linux-kernel@vger.kernel.org, Geert Uytterhoeven , Prabhakar Mahadev Lad , Biju Das , linux-renesas-soc@vger.kernel.org Subject: [PATCH v6 13/15] irqchip/renesas-rzg2l: Drop IRQC_IRQ_COUNT macro Date: Sun, 22 Mar 2026 12:23:56 +0000 Message-ID: <20260322122421.132474-14-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260322122421.132474-1-biju.das.jz@bp.renesas.com> References: <20260322122421.132474-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The total number of external interrupts in RZ/G2L and RZ/G3L SoC are different. The RZ/G3L has 16 external interrupts whereas RZ/G2L has only 8 external interrupts. Add irq_count variable in struct rzg2l_hw_info to handle these differences and drop the macro IRQC_IRQ_COUNT. Signed-off-by: Biju Das --- v5->v6: * No change v4->v5: * Dropped hw_irq range check involving info.irq_count. v3->v4: * Updated commit description IRQs->interrupts. * Updated variable type of irq_count from u8->unsigned int. v2->v3: * No change v1->v2: * No change --- drivers/irqchip/irq-renesas-rzg2l.c | 10 ++++++---- 1 file changed, 6 insertions(+), 4 deletions(-) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-rene= sas-rzg2l.c index 922d9dfeddcd..8aff8b9d49c9 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -21,7 +21,6 @@ #include =20 #define IRQC_IRQ_START 1 -#define IRQC_IRQ_COUNT 8 #define IRQC_TINT_COUNT 32 =20 #define ISCR 0x10 @@ -68,10 +67,12 @@ struct rzg2l_irqc_reg_cache { =20 /** * struct rzg2l_hw_info - Interrupt Control Unit controller hardware info = structure. + * @irq_count: Number of IRQC interrupts * @tint_start: Start of TINT interrupts * @num_irq: Total Number of interrupts */ struct rzg2l_hw_info { + unsigned int irq_count; unsigned int tint_start; unsigned int num_irq; }; @@ -575,7 +576,7 @@ static int rzg2l_irqc_alloc(struct irq_domain *domain, = unsigned int virq, * from 16-31 bits. TINT from the pinctrl driver needs to be programmed * in IRQC registers to enable a given gpio pin as interrupt. */ - if (hwirq > IRQC_IRQ_COUNT) { + if (hwirq > priv->info.irq_count) { tint =3D TINT_EXTRACT_GPIOINT(hwirq); hwirq =3D TINT_EXTRACT_HWIRQ(hwirq); chip =3D priv->tint_chip; @@ -683,8 +684,9 @@ static int rzg2l_irqc_common_probe(struct platform_devi= ce *pdev, struct device_n } =20 static const struct rzg2l_hw_info rzg2l_hw_params =3D { - .tint_start =3D IRQC_IRQ_START + IRQC_IRQ_COUNT, - .num_irq =3D IRQC_IRQ_START + IRQC_IRQ_COUNT + IRQC_TINT_COUNT, + .irq_count =3D 8, + .tint_start =3D IRQC_IRQ_START + 8, + .num_irq =3D IRQC_IRQ_START + 8 + IRQC_TINT_COUNT, }; =20 static int rzg2l_irqc_probe(struct platform_device *pdev, struct device_no= de *parent) --=20 2.43.0