From nobody Sat Apr 4 01:50:36 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2234F3815CE for ; Sun, 22 Mar 2026 12:24:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774182276; cv=none; b=BVjfEY5FIswugv4Qj+vB8MP5MfzA+39MLbkKjHpXfb02IaHXyEu4Vp/9dc9UZ8D98CMD40GHzNSgQbQlRuDuiGEf3OjvIy1CZiXq5+olKVL8nEQDPWMbaMH69Sqdv12Mp+OSoUjawf3cT/lkjA79ZtVT8rhRKVMZHEnrw9zzeko= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774182276; c=relaxed/simple; bh=0XWo6QwMNSzFLNGlc54LjYgpN9pg0m7+EFFpEd5JzT4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=spm2595gAeq6QhpvrYjxSrc6me+HT+Q6fvtsLpDcWa2IRDVeZU4XgzfRM06c9BlLrdOIufd7uSbuIL5iRUAHS02/Yncvayukq7MFgXksEGwQuVt+JRrQflLKDrsoPoXm9dAvGMItpbVKIj31pf6Jzmfgkq0r0iZIiQ/24/wr/NQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Wn0FaM/Q; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Wn0FaM/Q" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-48540d21f7dso23146585e9.0 for ; Sun, 22 Mar 2026 05:24:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774182274; x=1774787074; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8NdU9IK1zXt2LOJRqNLkN6I6YWTD/eeOJBLTngDVgk4=; b=Wn0FaM/QYvwwJT9L8uJNVsKoTSK0UVGlQYwXu5rxgU0zWUm+XbGKS4Oj7YgLSYob3v n3Qp4z4D1ePnfQ4CU6WC9207g/x1yFw99tXcaHTzg7ZNYm8I1cDPRnVjM+IeMc1kt3vE uyMJv50cdJEB2EZtCNr/oxwWFuI9PTKRZ7YkgnQ+pJ8yCpspF/loca+E4PUJYgSIzkI/ fgMVSYRqsTRRuwOTPl07x93okr27VwcriDUGsUBiQD8fDDwQTBSrVzXYj1cvNdYUrJvZ YBX5VTe2cr7hR3zbRypT3JWW+OTMJjZYZ01Cb4luiHkM32Nefz6Rwl8slYSsMtCJfX6C p9ZQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774182274; x=1774787074; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=8NdU9IK1zXt2LOJRqNLkN6I6YWTD/eeOJBLTngDVgk4=; b=PvCL7S5xrwP3BFJldvAaTRZ5Ur2fhYgIItpFuAuiuRGQnRojni5FWiwj6Lk4ZJ5gFO Bdi5AD1VfvxYNSH0XWxy2PbhmmAnM9l/L+StumUmtjp7VIWg8gugM/dlL5bZX5SjX5U3 +2pE3zmd3T1fv9DsM+zMyY7wpm7oCcDN/WA9n4bhe4ahl03Mp1Uy8tL2IHQRETzu87lo RMUPCdsHMnpIJPSV/Eh4CeRM5QQ7G1IBFcmYx1KdFhoubiRe8Rr6X39qKP+EWVlIRGI+ mSpSsH/mxrT94gC/d/o+XS/hzMrp6UyGCWPfhZW2Q8WkQdjXnVVjmNVSEnocfCC6Qgh6 rbQg== X-Forwarded-Encrypted: i=1; AJvYcCXM1UcoChNIF56VI2V2GKx8rgA3s5VZeo7aw71zPH+4QSiY7mFEzq1QPmJ1TdMP7+d1VojkYJivWxyzUxM=@vger.kernel.org X-Gm-Message-State: AOJu0YyKXxNuYodxXT/dq1sNiIDNjfKH5P1Ec54iKYMiUINx8qTRyOec jd6cElEyWRdcZHN2I/FpLbKG0kTZbh3u/Af7oG/END8P/l9jyTusij2N X-Gm-Gg: ATEYQzwEZrFxtmUNIXiHL/ivdSHRTMYNf7u5rw4CPc0JuCNMRlMbnC0R6hMoDtsq9tn NpcSjnnP5NEovWL8YjJpZLYCvJdzKjlPo6h9gnlcNHGxEe9v6GjQfXIHTTuZ+FbpUaDCfHzcYiD FCO7VFsIZtV1gO+73FVC3bxZrJ8HUeIErxdGdhVKlfNS78qnNSX2m8LAl0nS9pybTCKR6wCfmeB dVh/ptjBbre00HIy8cxrAh1HLDQexchZNcG+B9enLi6JU1Lie7mS60F4Z0iiyjdRGuDW0U+uKeO KU9SNLUHl7BJHpRriIbFUDMQNDYKj0+hM6PTFMLJXCNK5xoQ05TixBpyu6yJqaGHs8RoemATyIM Tbh83iFsSLz+ko8hl41FGiPJYVLZ9Wum6ChC7vW/Dds0d9g5JNDcDy70Iy4thCVHVM/ca6WabPm CWyOWyD07dq2IC4KppXMgXXOomvdIF0YTxBW80ZPK5BvevEonv X-Received: by 2002:a05:600c:5291:b0:485:34b3:8589 with SMTP id 5b1f17b1804b1-486ff04d42fmr130918315e9.31.1774182273540; Sun, 22 Mar 2026 05:24:33 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:1bdc:7f84:18bc:1e56]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b64703343sm21072695f8f.19.2026.03.22.05.24.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Mar 2026 05:24:33 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner Cc: Biju Das , linux-kernel@vger.kernel.org, Geert Uytterhoeven , Prabhakar Mahadev Lad , Biju Das , linux-renesas-soc@vger.kernel.org Subject: [PATCH v6 10/15] irqchip/renesas-rzg2l: Dynamically allocate fwspec array Date: Sun, 22 Mar 2026 12:23:53 +0000 Message-ID: <20260322122421.132474-11-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260322122421.132474-1-biju.das.jz@bp.renesas.com> References: <20260322122421.132474-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The total number of interrupts in RZ/G2L and RZ/G3L SoC are different. The RZ/G3L has 16 external interrupts whereas RZ/G2L has only 8 external interrupts. Dynamically allocate fwspec memory instead of static allocation to support both SoCs. Signed-off-by: Biju Das --- v5->v6: * No change. v4->v5: * No change. v3->v4: * Updated commit header * Replaced IRQs->interrupts in commit description * Fixed the typo Dynamicaly->Dynamically v2->v3: * No change v1->v2: * No change --- drivers/irqchip/irq-renesas-rzg2l.c | 7 ++++++- 1 file changed, 6 insertions(+), 1 deletion(-) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-rene= sas-rzg2l.c index 0b1bad002653..cf0d45c40083 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -81,7 +81,7 @@ static struct rzg2l_irqc_priv { void __iomem *base; const struct irq_chip *irq_chip; const struct irq_chip *tint_chip; - struct irq_fwspec fwspec[IRQC_NUM_IRQ]; + struct irq_fwspec *fwspec; raw_spinlock_t lock; struct rzg2l_irqc_reg_cache cache; } *rzg2l_irqc_data; @@ -632,6 +632,11 @@ static int rzg2l_irqc_common_probe(struct platform_dev= ice *pdev, struct device_n if (IS_ERR(rzg2l_irqc_data->base)) return PTR_ERR(rzg2l_irqc_data->base); =20 + rzg2l_irqc_data->fwspec =3D devm_kcalloc(&pdev->dev, IRQC_NUM_IRQ, + sizeof(*rzg2l_irqc_data->fwspec), GFP_KERNEL); + if (!rzg2l_irqc_data->fwspec) + return -ENOMEM; + ret =3D rzg2l_irqc_parse_interrupts(rzg2l_irqc_data, node); if (ret) return dev_err_probe(dev, ret, "cannot parse interrupts: %d\n", ret); --=20 2.43.0