From nobody Sat Apr 4 07:50:08 2026 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ED8B43806A2 for ; Fri, 20 Mar 2026 10:49:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003798; cv=none; b=cU3LBuQjDOmvX6f/41apq3MA7gyQOLhLs3mWkQMKfjE84X9iMh7IlcthhvM1beR5ARkZPeVkfpiopyHswVoS+MC1MZDWjnx8xfnZaHzbujIRcS2/SqarJmvWDkMEZRSKOk4NNhtNBdpjlOTUSPtRcThlymdAPxhHm4igcEaXX3g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003798; c=relaxed/simple; bh=vqUmNuZj52eWNkWg55dwSRao6XeDjeIG2dI+qktTd/g=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=sIswK0MoG5NF1yH8+4pXhIHMx6iUDfJsvZxb5QZV8ZqZtnMHswf1FCsHk1TRX4WwKB9DsY9afIzid8Dssv1luuiAXDqnxjPUcWYs3n+iEoyv9OIOMEu8knRX1n9htjd297TxP5oIlgmhk2FLPIQVW6oecxmCGPVmy/s2MUs9VvE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Zy0KZfv0; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Zy0KZfv0" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-439b6d9c981so1245164f8f.1 for ; Fri, 20 Mar 2026 03:49:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774003793; x=1774608593; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GV49k1lm/KZcY+LkXt+dp5/TqrAzZMlAkeWnImFuMOE=; b=Zy0KZfv03QKR7JtEyAmYKK9Juf/PH3s4oImfJdljdOdFsKB95iOOlJGLe2AXZXquPh uwD9kNg01mCEASMbHnnVTwxeBo1/vJWcXFqY//zKm1NO4Id8KIqRdxq5ChuYlQ5HnAwX eXRnjJETbDAfqSeL8ys7oAea/D99z66Eri+hI3ebPhNjOeuR7D3XeN9AekfXBeRdHLrd EiFBfVy9E1sZf4H5C4pkWjRueerHQI7VdfSUbD/xboIKLRRsT8JFuR3P1sE0VzsqFhGF IhnbjhI4t7Mi2uw0koDw7XxWUEnWCvOtoRzTUqm6ELFfxsUS1/R6WsYhabYduRXvE8+a Pttw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774003793; x=1774608593; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=GV49k1lm/KZcY+LkXt+dp5/TqrAzZMlAkeWnImFuMOE=; b=IPbQT7e04HW5bhQnWV7M9MekXhb/76tfGpvEYzPM4Fs/CE5Fw3BFgl14xG9cEpoMHV 3f3NtYrspvKnKX6PHzCLI96I83N6mF/kJ7RR1VQw0ncyS8IYN1sIKlpDqBQh9f0AIAhe GXTHMwOX3iybt1sEyKw761NsNzSe9MplVtC4lg0fPKYHzHOLr2rs277G4zeSotpux0rY KbQKk19crYBOrkfSGR+JZGJfhe+NIfjaBy1SB4s63hdubLVD8LQxBmSBk7pxlz/mBucg Asx+6OLzeXPwhVxnySH8DHXYo5oxOLa3tzTf4MVZUWTseM1v3CYZGUZQD3p5eCt88YD+ +lmw== X-Forwarded-Encrypted: i=1; AJvYcCWFaXoP9J4wjdpl0ODoS3HAvrX36gjw7RR6m4Wfeo6VCFbDpoKj/eKgrJPv5NtunDwStsGT/Pxbv7Neduc=@vger.kernel.org X-Gm-Message-State: AOJu0YzD7z3BEz4mdcjOZOHfflLBO5PEqTUvaxJaej1fM2T6CxCfOugY bpnp/nnJEhL6Jzy/F8XOjVdCoLc3hxKpz6qCQMiIZUktt4RfFXvlpBqv X-Gm-Gg: ATEYQzywSFkc4SZuoL29Xrw2vuL/WTa4HcHU4iGBtBid76fc47+FTGN3wEa8VUvCtcT sCkcB80SccgoJv8gg3CFQ4FnAgwNb+1gEr8AjgvzaJe5bMKZ3aMPwISoPSV75eC7FY8RenowV3h r9XmN5rEzLNXhAUzkGlO4or7SeyAafDTJrjgT5cwdxVPscBoY6QdEheQwE3CTrAkaDhCKov9yWZ sHOaYJ8c+FvpYve8ch6rdDirOCnjd69e4VQlGxRmxZrhTQqiBQ4tD91VNg3ObK8OrDZBdZRhLA8 ZbGKtRDIDkTh8QN0OBoJnBbyGppBtM0qMQBfb2S8dn4Qs1NOOd/HSU48LzeDu6ktk/UloX7d8LA 4SpS7VRh8WWt5F8iqaxJ6Kn0VMq9kNdMZ74GPTbpbA65pxNGmYuJj6HhTGDkuKnY4vcQee+nph2 7r+Sq2ep9YUTqNLLaHp/5faIBkyJR3ZQyLwh/U3QWvWA== X-Received: by 2002:a05:6000:270b:b0:43b:3eef:acd9 with SMTP id ffacd0b85a97d-43b57732e0bmr8179563f8f.27.1774003792782; Fri, 20 Mar 2026 03:49:52 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:5b93:d2b1:bc5c:9231]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b644ae619sm6203062f8f.5.2026.03.20.03.49.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 03:49:52 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das , Conor Dooley Subject: [PATCH v7 01/10] dt-bindings: clock: Document RZ/G3L SoC Date: Fri, 20 Mar 2026 10:49:35 +0000 Message-ID: <20260320104950.42220-2-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> References: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document the device tree bindings for the Renesas RZ/G3L SoC Clock Pulse Generator (CPG). RZ/G3L CPG is similar to RZ/G2L CPG but has 5 clocks compared to 1 clock on other SoCs. Also define RZ/G3L (R9A08G046) Clock Pulse Generator Core Clocks, as listed in section 4.4.4.1 ("Block Diagram of the Clock System"), module clock outputs, as listed in section 4.4.2 ("Clock List r1.00") and add Reset definitions referring to registers CPG_RST_* in Section 4.4.3 ("Register") of the RZ/G3L Hardware User's Manual (Rev.1.00 Oct, 2025). Acked-by: Conor Dooley Signed-off-by: Biju Das --- v6->v7: * No change v5->v6: * No change v4->v5: * No change v3->v4: * Updated commit description related to core clocks section in the hardware manual * Dropped CLK_P4_DIV2 from core clocks * Added MIPI_DSI_PLLCLK and USB_SCLK to core clocks * Dropped LVDS_PCLK module clock * Added BSC_X_PRESET_BSC reset v2->v3: * Added macros R9A08G046_ETH{0,1}_CLK_{TX,RX}_I_RMII. * Keep the tag from Conor as it is trivial change for just adding macros. v1->v2: * Documented external ethernet clocks as it is a clock source for MUX inside CPG * Updated commit description. * Keep the tag from Conor as it is trivial change for adding more clks. --- .../bindings/clock/renesas,rzg2l-cpg.yaml | 40 +- include/dt-bindings/clock/r9a08g046-cpg.h | 342 ++++++++++++++++++ 2 files changed, 377 insertions(+), 5 deletions(-) create mode 100644 include/dt-bindings/clock/r9a08g046-cpg.h diff --git a/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml= b/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml index 8c18616e5c4d..c0ce687d83ee 100644 --- a/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml +++ b/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml @@ -28,19 +28,30 @@ properties: - renesas,r9a07g044-cpg # RZ/G2{L,LC} - renesas,r9a07g054-cpg # RZ/V2L - renesas,r9a08g045-cpg # RZ/G3S + - renesas,r9a08g046-cpg # RZ/G3L - renesas,r9a09g011-cpg # RZ/V2M =20 reg: maxItems: 1 =20 clocks: - maxItems: 1 + minItems: 1 + items: + - description: Clock source to CPG can be either from external clock + input (EXCLK) or crystal oscillator (XIN/XOUT). + - description: ETH0 TXC clock input + - description: ETH0 RXC clock input + - description: ETH1 TXC clock input + - description: ETH1 RXC clock input =20 clock-names: - description: - Clock source to CPG can be either from external clock input (EXCLK) = or - crystal oscillator (XIN/XOUT). - const: extal + minItems: 1 + items: + - const: extal + - const: eth0_txc_tx_clk + - const: eth0_rxc_rx_clk + - const: eth1_txc_tx_clk + - const: eth1_rxc_rx_clk =20 '#clock-cells': description: | @@ -74,6 +85,25 @@ required: - '#power-domain-cells' - '#reset-cells' =20 +allOf: + - if: + properties: + compatible: + contains: + const: renesas,r9a08g046-cpg + then: + properties: + clocks: + minItems: 5 + clock-names: + minItems: 5 + else: + properties: + clocks: + maxItems: 1 + clock-names: + maxItems: 1 + additionalProperties: false =20 examples: diff --git a/include/dt-bindings/clock/r9a08g046-cpg.h b/include/dt-binding= s/clock/r9a08g046-cpg.h new file mode 100644 index 000000000000..56b98e98cf88 --- /dev/null +++ b/include/dt-bindings/clock/r9a08g046-cpg.h @@ -0,0 +1,342 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ +#ifndef __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ +#define __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ + +#include + +/* R9A08G046 CPG Core Clocks */ +#define R9A08G046_CLK_I 0 +#define R9A08G046_CLK_IC0 1 +#define R9A08G046_CLK_IC1 2 +#define R9A08G046_CLK_IC2 3 +#define R9A08G046_CLK_IC3 4 +#define R9A08G046_CLK_P0 5 +#define R9A08G046_CLK_P1 6 +#define R9A08G046_CLK_P2 7 +#define R9A08G046_CLK_P3 8 +#define R9A08G046_CLK_P4 9 +#define R9A08G046_CLK_P5 10 +#define R9A08G046_CLK_P6 11 +#define R9A08G046_CLK_P7 12 +#define R9A08G046_CLK_P8 13 +#define R9A08G046_CLK_P9 14 +#define R9A08G046_CLK_P10 15 +#define R9A08G046_CLK_P13 16 +#define R9A08G046_CLK_P14 17 +#define R9A08G046_CLK_P15 18 +#define R9A08G046_CLK_P16 19 +#define R9A08G046_CLK_P17 20 +#define R9A08G046_CLK_P18 21 +#define R9A08G046_CLK_P19 22 +#define R9A08G046_CLK_P20 23 +#define R9A08G046_CLK_M0 24 +#define R9A08G046_CLK_M1 25 +#define R9A08G046_CLK_M2 26 +#define R9A08G046_CLK_M3 27 +#define R9A08G046_CLK_M4 28 +#define R9A08G046_CLK_M5 29 +#define R9A08G046_CLK_M6 30 +#define R9A08G046_CLK_AT 31 +#define R9A08G046_CLK_B 32 +#define R9A08G046_CLK_ETHTX01 33 +#define R9A08G046_CLK_ETHTX02 34 +#define R9A08G046_CLK_ETHRX01 35 +#define R9A08G046_CLK_ETHRX02 36 +#define R9A08G046_CLK_ETHRM0 37 +#define R9A08G046_CLK_ETHTX11 38 +#define R9A08G046_CLK_ETHTX12 39 +#define R9A08G046_CLK_ETHRX11 40 +#define R9A08G046_CLK_ETHRX12 41 +#define R9A08G046_CLK_ETHRM1 42 +#define R9A08G046_CLK_G 43 +#define R9A08G046_CLK_HP 44 +#define R9A08G046_CLK_SD0 45 +#define R9A08G046_CLK_SD1 46 +#define R9A08G046_CLK_SD2 47 +#define R9A08G046_CLK_SPI0 48 +#define R9A08G046_CLK_SPI1 49 +#define R9A08G046_CLK_S0 50 +#define R9A08G046_CLK_SWD 51 +#define R9A08G046_OSCCLK 52 +#define R9A08G046_OSCCLK2 53 +#define R9A08G046_MIPI_DSI_PLLCLK 54 +#define R9A08G046_USB_SCLK 55 + +/* R9A08G046 Module Clocks */ +#define R9A08G046_CA55_SCLK 0 +#define R9A08G046_CA55_PCLK 1 +#define R9A08G046_CA55_ATCLK 2 +#define R9A08G046_CA55_GICCLK 3 +#define R9A08G046_CA55_PERICLK 4 +#define R9A08G046_CA55_ACLK 5 +#define R9A08G046_CA55_TSCLK 6 +#define R9A08G046_CA55_CORECLK0 7 +#define R9A08G046_CA55_CORECLK1 8 +#define R9A08G046_CA55_CORECLK2 9 +#define R9A08G046_CA55_CORECLK3 10 +#define R9A08G046_SRAM_ACPU_ACLK0 11 +#define R9A08G046_SRAM_ACPU_ACLK1 12 +#define R9A08G046_SRAM_ACPU_ACLK2 13 +#define R9A08G046_GIC600_GICCLK 14 +#define R9A08G046_IA55_CLK 15 +#define R9A08G046_IA55_PCLK 16 +#define R9A08G046_MHU_PCLK 17 +#define R9A08G046_SYC_CNT_CLK 18 +#define R9A08G046_DMAC_ACLK 19 +#define R9A08G046_DMAC_PCLK 20 +#define R9A08G046_OSTM0_PCLK 21 +#define R9A08G046_OSTM1_PCLK 22 +#define R9A08G046_OSTM2_PCLK 23 +#define R9A08G046_MTU_X_MCK_MTU3 24 +#define R9A08G046_POE3_CLKM_POE 25 +#define R9A08G046_GPT_PCLK 26 +#define R9A08G046_POEG_A_CLKP 27 +#define R9A08G046_POEG_B_CLKP 28 +#define R9A08G046_POEG_C_CLKP 29 +#define R9A08G046_POEG_D_CLKP 30 +#define R9A08G046_WDT0_PCLK 31 +#define R9A08G046_WDT0_CLK 32 +#define R9A08G046_WDT1_PCLK 33 +#define R9A08G046_WDT1_CLK 34 +#define R9A08G046_WDT2_PCLK 35 +#define R9A08G046_WDT2_CLK 36 +#define R9A08G046_XSPI_HCLK 37 +#define R9A08G046_XSPI_ACLK 38 +#define R9A08G046_XSPI_CLK 39 +#define R9A08G046_XSPI_CLKX2 40 +#define R9A08G046_SDHI0_IMCLK 41 +#define R9A08G046_SDHI0_IMCLK2 42 +#define R9A08G046_SDHI0_CLK_HS 43 +#define R9A08G046_SDHI0_IACLKS 44 +#define R9A08G046_SDHI0_IACLKM 45 +#define R9A08G046_SDHI1_IMCLK 46 +#define R9A08G046_SDHI1_IMCLK2 47 +#define R9A08G046_SDHI1_CLK_HS 48 +#define R9A08G046_SDHI1_IACLKS 49 +#define R9A08G046_SDHI1_IACLKM 50 +#define R9A08G046_SDHI2_IMCLK 51 +#define R9A08G046_SDHI2_IMCLK2 52 +#define R9A08G046_SDHI2_CLK_HS 53 +#define R9A08G046_SDHI2_IACLKS 54 +#define R9A08G046_SDHI2_IACLKM 55 +#define R9A08G046_GE3D_CLK 56 +#define R9A08G046_GE3D_AXI_CLK 57 +#define R9A08G046_GE3D_ACE_CLK 58 +#define R9A08G046_ISU_ACLK 59 +#define R9A08G046_ISU_PCLK 60 +#define R9A08G046_H264_CLK_A 61 +#define R9A08G046_H264_CLK_P 62 +#define R9A08G046_CRU_SYSCLK 63 +#define R9A08G046_CRU_VCLK 64 +#define R9A08G046_CRU_PCLK 65 +#define R9A08G046_CRU_ACLK 66 +#define R9A08G046_MIPI_DSI_SYSCLK 67 +#define R9A08G046_MIPI_DSI_ACLK 68 +#define R9A08G046_MIPI_DSI_PCLK 69 +#define R9A08G046_MIPI_DSI_VCLK 70 +#define R9A08G046_MIPI_DSI_LPCLK 71 +#define R9A08G046_LVDS_PLLCLK 72 +#define R9A08G046_LVDS_CLK_DOT0 73 +#define R9A08G046_LCDC_CLK_A 74 +#define R9A08G046_LCDC_CLK_D 75 +#define R9A08G046_LCDC_CLK_P 76 +#define R9A08G046_SSI0_PCLK2 77 +#define R9A08G046_SSI0_PCLK_SFR 78 +#define R9A08G046_SSI1_PCLK2 79 +#define R9A08G046_SSI1_PCLK_SFR 80 +#define R9A08G046_SSI2_PCLK2 81 +#define R9A08G046_SSI2_PCLK_SFR 82 +#define R9A08G046_SSI3_PCLK2 83 +#define R9A08G046_SSI3_PCLK_SFR 84 +#define R9A08G046_USB_U2H0_HCLK 85 +#define R9A08G046_USB_U2H1_HCLK 86 +#define R9A08G046_USB_U2P0_EXR_CPUCLK 87 +#define R9A08G046_USB_U2P1_EXR_CPUCLK 88 +#define R9A08G046_USB_PCLK 89 +#define R9A08G046_ETH0_CLK_AXI 90 +#define R9A08G046_ETH0_CLK_CHI 91 +#define R9A08G046_ETH0_CLK_TX_I 92 +#define R9A08G046_ETH0_CLK_RX_I 93 +#define R9A08G046_ETH0_CLK_TX_180_I 94 +#define R9A08G046_ETH0_CLK_RX_180_I 95 +#define R9A08G046_ETH0_CLK_RMII_I 96 +#define R9A08G046_ETH0_CLK_PTP_REF_I 97 +#define R9A08G046_ETH0_CLK_TX_I_RMII 98 +#define R9A08G046_ETH0_CLK_RX_I_RMII 99 +#define R9A08G046_ETH1_CLK_AXI 100 +#define R9A08G046_ETH1_CLK_CHI 101 +#define R9A08G046_ETH1_CLK_TX_I 102 +#define R9A08G046_ETH1_CLK_RX_I 103 +#define R9A08G046_ETH1_CLK_TX_180_I 104 +#define R9A08G046_ETH1_CLK_RX_180_I 105 +#define R9A08G046_ETH1_CLK_RMII_I 106 +#define R9A08G046_ETH1_CLK_PTP_REF_I 107 +#define R9A08G046_ETH1_CLK_TX_I_RMII 108 +#define R9A08G046_ETH1_CLK_RX_I_RMII 109 +#define R9A08G046_I2C0_PCLK 110 +#define R9A08G046_I2C1_PCLK 111 +#define R9A08G046_I2C2_PCLK 112 +#define R9A08G046_I2C3_PCLK 113 +#define R9A08G046_SCIF0_CLK_PCK 114 +#define R9A08G046_SCIF1_CLK_PCK 115 +#define R9A08G046_SCIF2_CLK_PCK 116 +#define R9A08G046_SCIF3_CLK_PCK 117 +#define R9A08G046_SCIF4_CLK_PCK 118 +#define R9A08G046_SCIF5_CLK_PCK 119 +#define R9A08G046_RSCI0_PCLK 120 +#define R9A08G046_RSCI0_TCLK 121 +#define R9A08G046_RSCI1_PCLK 122 +#define R9A08G046_RSCI1_TCLK 123 +#define R9A08G046_RSCI2_PCLK 124 +#define R9A08G046_RSCI2_TCLK 125 +#define R9A08G046_RSCI3_PCLK 126 +#define R9A08G046_RSCI3_TCLK 127 +#define R9A08G046_RSPI0_PCLK 128 +#define R9A08G046_RSPI0_TCLK 129 +#define R9A08G046_RSPI1_PCLK 130 +#define R9A08G046_RSPI1_TCLK 131 +#define R9A08G046_RSPI2_PCLK 132 +#define R9A08G046_RSPI2_TCLK 133 +#define R9A08G046_CANFD_PCLK 134 +#define R9A08G046_CANFD_CLK_RAM 135 +#define R9A08G046_GPIO_HCLK 136 +#define R9A08G046_ADC0_ADCLK 137 +#define R9A08G046_ADC0_PCLK 138 +#define R9A08G046_ADC1_ADCLK 138 +#define R9A08G046_ADC1_PCLK 140 +#define R9A08G046_TSU_PCLK 141 +#define R9A08G046_PDM_PCLK 142 +#define R9A08G046_PDM_CCLK 143 +#define R9A08G046_PCI_ACLK 144 +#define R9A08G046_PCI_CLKL1PM 145 +#define R9A08G046_PCI_CLK_PMU 146 +#define R9A08G046_SPDIF_PCLK 147 +#define R9A08G046_I3C_TCLK 148 +#define R9A08G046_I3C_PCLK 149 +#define R9A08G046_VBAT_BCLK 150 +#define R9A08G046_BSC_X_BCK_BSC 151 + +/* R9A08G046 Resets */ +#define R9A08G046_CA55_RST0_0 0 +#define R9A08G046_CA55_RST0_1 1 +#define R9A08G046_CA55_RST0_2 2 +#define R9A08G046_CA55_RST0_3 3 +#define R9A08G046_CA55_RST4_0 4 +#define R9A08G046_CA55_RST4_1 5 +#define R9A08G046_CA55_RST4_2 6 +#define R9A08G046_CA55_RST4_3 7 +#define R9A08G046_CA55_RST8 8 +#define R9A08G046_CA55_RST9 9 +#define R9A08G046_CA55_RST10 10 +#define R9A08G046_CA55_RST11 11 +#define R9A08G046_CA55_RST12 12 +#define R9A08G046_CA55_RST13 13 +#define R9A08G046_CA55_RST14 14 +#define R9A08G046_CA55_RST15 15 +#define R9A08G046_CA55_RST16 16 +#define R9A08G046_SRAM_ACPU_ARESETN0 17 +#define R9A08G046_SRAM_ACPU_ARESETN1 18 +#define R9A08G046_SRAM_ACPU_ARESETN2 19 +#define R9A08G046_GIC600_GICRESET_N 20 +#define R9A08G046_GIC600_DBG_GICRESET_N 21 +#define R9A08G046_IA55_RESETN 22 +#define R9A08G046_MHU_RESETN 23 +#define R9A08G046_SYC_RESETN 24 +#define R9A08G046_DMAC_ARESETN 25 +#define R9A08G046_DMAC_RST_ASYNC 26 +#define R9A08G046_GTM0_PRESETZ 27 +#define R9A08G046_GTM1_PRESETZ 28 +#define R9A08G046_GTM2_PRESETZ 29 +#define R9A08G046_MTU_X_PRESET_MTU3 30 +#define R9A08G046_POE3_RST_M_REG 31 +#define R9A08G046_GPT_RST_C 32 +#define R9A08G046_POEG_A_RST 33 +#define R9A08G046_POEG_B_RST 34 +#define R9A08G046_POEG_C_RST 35 +#define R9A08G046_POEG_D_RST 36 +#define R9A08G046_WDT0_PRESETN 37 +#define R9A08G046_WDT1_PRESETN 38 +#define R9A08G046_WDT2_PRESETN 39 +#define R9A08G046_XSPI_HRESETN 40 +#define R9A08G046_XSPI_ARESETN 41 +#define R9A08G046_SDHI0_IXRST 42 +#define R9A08G046_SDHI1_IXRST 43 +#define R9A08G046_SDHI2_IXRST 44 +#define R9A08G046_SDHI0_IXRSTAXIM 45 +#define R9A08G046_SDHI0_IXRSTAXIS 46 +#define R9A08G046_SDHI1_IXRSTAXIM 47 +#define R9A08G046_SDHI1_IXRSTAXIS 48 +#define R9A08G046_SDHI2_IXRSTAXIM 49 +#define R9A08G046_SDHI2_IXRSTAXIS 50 +#define R9A08G046_GE3D_RESETN 51 +#define R9A08G046_GE3D_AXI_RESETN 52 +#define R9A08G046_GE3D_ACE_RESETN 53 +#define R9A08G046_ISU_ARESETN 54 +#define R9A08G046_ISU_PRESETN 55 +#define R9A08G046_H264_X_RESET_VCP 56 +#define R9A08G046_H264_CP_PRESET_P 57 +#define R9A08G046_CRU_CMN_RSTB 58 +#define R9A08G046_CRU_PRESETN 59 +#define R9A08G046_CRU_ARESETN 60 +#define R9A08G046_MIPI_DSI_CMN_RSTB 61 +#define R9A08G046_MIPI_DSI_ARESET_N 62 +#define R9A08G046_MIPI_DSI_PRESET_N 63 +#define R9A08G046_LCDC_RESET_N 64 +#define R9A08G046_SSI0_RST_M2_REG 65 +#define R9A08G046_SSI1_RST_M2_REG 66 +#define R9A08G046_SSI2_RST_M2_REG 67 +#define R9A08G046_SSI3_RST_M2_REG 68 +#define R9A08G046_USB_U2H0_HRESETN 69 +#define R9A08G046_USB_U2H1_HRESETN 70 +#define R9A08G046_USB_U2P0_EXL_SYSRST 71 +#define R9A08G046_USB_PRESETN 72 +#define R9A08G046_USB_U2P1_EXL_SYSRST 73 +#define R9A08G046_ETH0_ARESET_N 74 +#define R9A08G046_ETH1_ARESET_N 75 +#define R9A08G046_I2C0_MRST 76 +#define R9A08G046_I2C1_MRST 77 +#define R9A08G046_I2C2_MRST 78 +#define R9A08G046_I2C3_MRST 79 +#define R9A08G046_SCIF0_RST_SYSTEM_N 80 +#define R9A08G046_SCIF1_RST_SYSTEM_N 81 +#define R9A08G046_SCIF2_RST_SYSTEM_N 82 +#define R9A08G046_SCIF3_RST_SYSTEM_N 83 +#define R9A08G046_SCIF4_RST_SYSTEM_N 84 +#define R9A08G046_SCIF5_RST_SYSTEM_N 85 +#define R9A08G046_RSPI0_PRESETN 86 +#define R9A08G046_RSPI1_PRESETN 87 +#define R9A08G046_RSPI2_PRESETN 88 +#define R9A08G046_RSPI0_TRESETN 89 +#define R9A08G046_RSPI1_TRESETN 90 +#define R9A08G046_RSPI2_TRESETN 91 +#define R9A08G046_CANFD_RSTP_N 92 +#define R9A08G046_CANFD_RSTC_N 93 +#define R9A08G046_GPIO_RSTN 94 +#define R9A08G046_GPIO_PORT_RESETN 95 +#define R9A08G046_GPIO_SPARE_RESETN 96 +#define R9A08G046_ADC0_PRESETN 97 +#define R9A08G046_ADC0_ADRST_N 98 +#define R9A08G046_ADC1_PRESETN 99 +#define R9A08G046_ADC1_ADRST_N 100 +#define R9A08G046_TSU_PRESETN 101 +#define R9A08G046_PDM_PRESETN 102 +#define R9A08G046_PCI_ARESETN 103 +#define R9A08G046_SPDIF_RST 104 +#define R9A08G046_I3C_TRESETN 105 +#define R9A08G046_I3C_PRESETN 106 +#define R9A08G046_VBAT_BRESETN 107 +#define R9A08G046_RSCI0_PRESETN 108 +#define R9A08G046_RSCI1_PRESETN 109 +#define R9A08G046_RSCI2_PRESETN 110 +#define R9A08G046_RSCI3_PRESETN 111 +#define R9A08G046_RSCI0_TRESETN 112 +#define R9A08G046_RSCI1_TRESETN 113 +#define R9A08G046_RSCI2_TRESETN 114 +#define R9A08G046_RSCI3_TRESETN 115 +#define R9A08G046_LVDS_RESET_N 116 +#define R9A08G046_BSC_X_PRESET_BSC 117 + +#endif /* __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ */ --=20 2.43.0 From nobody Sat Apr 4 07:50:08 2026 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4720D3876D1 for ; Fri, 20 Mar 2026 10:49:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003798; cv=none; b=SjyQJWPhPjKEP/ak6v5/DSVHCS/iEU4nWmpoNv9W6qB0oGnJCY9RQ1UUZX8HkSiRpTb6TZpCY+c8ZYl3fkUweuyANtMaPrdDt9Y0DU51efG4fq66YPAw4puvW2LptrFnJ+ueOSef//ZYFmPijg5k46M1zkSESmDS3msdRkbT+8M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003798; c=relaxed/simple; bh=IiVbDpGGDD4RSyLv3c7fTfBYylUyvZwXxZ1DAs2PfOE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ZBXf7cja6OjNidy8roEI42mEiW+eOb3MExvdU0BH1+t8XX9n9+/dkVhan259i9r21aKAWgNg6OKx5vXpa5JJFkkwS0/2F4xegnu934xJoCGMa6lUk+pQN5ulOoJoeMTQuNW/JPrqTjLL1/YQPrQgPA9V87MeWawKHVUAuEt1I/c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=QVzgizIS; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="QVzgizIS" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-439af7d77f0so1244277f8f.0 for ; Fri, 20 Mar 2026 03:49:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774003793; x=1774608593; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=xEEA7I0ZvUlQhKijbyn5xZAb8FKf9j9NUypo5/H5hDY=; b=QVzgizISLt3b/hNHIH72ZgDmhIm5urwQqzXpvp9qub/Ysqy6n1CNtI+0qaUy4vdQji KfPU1717/+VlbBGRxjMn6KyXk5KduP1mTE0EghFlRUUUxEzaosh+Ti+Gtye13hSAq1JR IxDmYU6m/rTbSH4AjWwR5HXD9d8/aljAADCLHVXnD/CuFKoYvMpozZqB+HavwQmbB2PR Nn6jbRNxpQ2JE8DodPdStdtIqDeXtcQhwD9k7YRMtw2MP6U6TeG++yZEQGjaQ5zuC3Yx q2TpEl6uGj6kTT+DD1BdamqerWkdD17nTAODTkyo9Ed4Z9gskyIHXPuRbcJTl4Yex/fO Bycg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774003793; x=1774608593; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=xEEA7I0ZvUlQhKijbyn5xZAb8FKf9j9NUypo5/H5hDY=; b=jDhec+6lnEavcyvwy7mj0uj/Gy1ZwzYWkddP6ohPegbPJOcbDWeIhL8nsPfc+SRxdL s/zvyPFqd1r8Nl/BmafWoFu5Xj8f3mWShAEf5DD1jBgUpCq0Rnh/h9f7MexcInBrzgFF 90f07tRwgkBvIJjgPszMCcqgT0yfHadRLVfW+GsKsqMGlVRwN772bzxp9PeLXmaioQaA MrNdAzWHJXDP2w5Uq/1UnRTQXjnnrOXwzejJZ/RwgGO/tQ0kF3Ln8lVkaRnTXTAIpIW5 mWzzcfD7W9yF6A1jZtpouxpY3QePGeJMCL/PaBSa5n4v37hXKrQde+GU83zcbMhp+aG4 dDYw== X-Forwarded-Encrypted: i=1; AJvYcCWrn4YT8tezmMaZjFoucFIMEyjtCQC5+IIq5gIPQLAkq0ovAl1BGjHw91vFkQFz1oM3/iOK/Ucmh7swNWw=@vger.kernel.org X-Gm-Message-State: AOJu0YyZFUMJdZj4UXB9UrG1jtHLL4QgbzgGdfE4tuYw56+HBS+tZiOb jT8jhNe/BMatJRjTlIWym0jm97J0Qs8pW9LF+Z97S2Ry8+LJmGThcd6A X-Gm-Gg: ATEYQzy3n98P0dnIeNcomFiNS5dgFKzFV6oZRj/jlu+4RK5WPR18pbP4zmIcWGdm0WR hz+3IZ3y4RpiVCqkfboUXRO61C4u9XVZa/2p50wdNsLTg7nsF3pmvAjjEkRCPbZ5hcCHETfdk16 NM310y144JIvCKu5pXil7TiTEkXDhuuyIMvW6jhgVgYmLyGeF2yKeCCVLYtyHZ0uDG3EBBeOqzk BlutrO1i794HDVuYO/Z7o7BKJE87hjqQZjkSCeEGL9jlJRuoXYEE96a3N2hD706NXtr9t8g9hDh x3wbiG7Ut65OkQSq9GNmZv6mn5eEPU3A/JekvSgRY1MnnoYPPG0g5k2FldZKs+rjXcBwV+iqyVH Kw8OxdbOUGbfB9qpJWKCGpA4I27nJ6MzSCDpr687PvcM5p30YPms8A3FnCQ/6Ye8nm0Zm/YIIGs pEgw8/O26HIpDSwlHug7hc2MGoVV90pDmclws3t7ylrg== X-Received: by 2002:a05:6000:2f84:b0:439:bd70:6114 with SMTP id ffacd0b85a97d-43b6426d1b1mr4311679f8f.38.1774003793392; Fri, 20 Mar 2026 03:49:53 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:5b93:d2b1:bc5c:9231]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b644ae619sm6203062f8f.5.2026.03.20.03.49.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 03:49:53 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Philipp Zabel Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v7 02/10] clk: renesas: rzg2l-cpg: Add support for critical resets Date: Fri, 20 Mar 2026 10:49:36 +0000 Message-ID: <20260320104950.42220-3-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> References: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Some reset lines must remain deasserted at all times after boot, as asserting them would disable critical system functionality with no owning driver to restore them. This mirrors the existing crit_mod_clks mechanism which protects critical module clocks from being disabled. On RZ/G2L family SoCs, the DMA reset must be remain deasserted for routing some peripheral interrupts to CPU. Add crit_resets and num_crit_resets fields to struct rzg2l_cpg_info to allow SoC-specific data tables to declare reset IDs that must never be asserted. Introduce rzg2l_cpg_deassert_crit_resets() to iterate over all critical resets and deassert them. Call it both at probe time and during resume to ensure critical peripherals are held out of reset after power-on and suspend/resume cycles. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v6->v7: * No change v5->v6: * Moved loop variable declaration inside for loops in __rzg2l_cpg_assert() and rzg2l_cpg_deassert_crit_resets() * Collected tag v4->v5: * No change v4: * Moved this patch from [1] as it is boot-dependent [1] https://lore.kernel.org/all/20260306134228.871815-1-biju.das.jz@bp.ren= esas.com/ --- drivers/clk/renesas/rzg2l-cpg.c | 30 ++++++++++++++++++++++++++++++ drivers/clk/renesas/rzg2l-cpg.h | 7 +++++++ 2 files changed, 37 insertions(+) diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index c0584bab58a3..f9e4af7f49d0 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -1765,6 +1765,13 @@ static int __rzg2l_cpg_assert(struct reset_controlle= r_dev *rcdev, dev_dbg(rcdev->dev, "%s id:%ld offset:0x%x\n", assert ? "assert" : "deassert", id, CLK_RST_R(reg)); =20 + if (assert) { + for (unsigned int i =3D 0; i < priv->info->num_crit_resets; i++) { + if (id =3D=3D priv->info->crit_resets[i]) + return 0; + } + } + if (!assert) value |=3D mask; writel(value, priv->base + CLK_RST_R(reg)); @@ -1802,6 +1809,20 @@ static int rzg2l_cpg_deassert(struct reset_controlle= r_dev *rcdev, return __rzg2l_cpg_assert(rcdev, id, false); } =20 +static int rzg2l_cpg_deassert_crit_resets(struct reset_controller_dev *rcd= ev, + const struct rzg2l_cpg_info *info) +{ + int ret; + + for (unsigned int i =3D 0; i < info->num_crit_resets; i++) { + ret =3D rzg2l_cpg_deassert(rcdev, info->crit_resets[i]); + if (ret) + return ret; + } + + return 0; +} + static int rzg2l_cpg_reset(struct reset_controller_dev *rcdev, unsigned long id) { @@ -2051,6 +2072,10 @@ static int __init rzg2l_cpg_probe(struct platform_de= vice *pdev) if (error) return error; =20 + error =3D rzg2l_cpg_deassert_crit_resets(&priv->rcdev, info); + if (error) + return error; + debugfs_create_file("mstop", 0444, NULL, priv, &rzg2l_mod_clock_mstop_fop= s); return 0; } @@ -2058,6 +2083,11 @@ static int __init rzg2l_cpg_probe(struct platform_de= vice *pdev) static int rzg2l_cpg_resume(struct device *dev) { struct rzg2l_cpg_priv *priv =3D dev_get_drvdata(dev); + int ret; + + ret =3D rzg2l_cpg_deassert_crit_resets(&priv->rcdev, priv->info); + if (ret) + return ret; =20 rzg2l_mod_clock_init_mstop(priv); =20 diff --git a/drivers/clk/renesas/rzg2l-cpg.h b/drivers/clk/renesas/rzg2l-cp= g.h index 55e815be16c8..af0a003d93f7 100644 --- a/drivers/clk/renesas/rzg2l-cpg.h +++ b/drivers/clk/renesas/rzg2l-cpg.h @@ -276,6 +276,9 @@ struct rzg2l_reset { * @crit_mod_clks: Array with Module Clock IDs of critical clocks that * should not be disabled without a knowledgeable driver * @num_crit_mod_clks: Number of entries in crit_mod_clks[] + * @crit_resets: Array with Reset IDs of critical resets that should not be + * asserted without a knowledgeable driver + * @num_crit_resets: Number of entries in crit_resets[] * @has_clk_mon_regs: Flag indicating whether the SoC has CLK_MON registers */ struct rzg2l_cpg_info { @@ -302,6 +305,10 @@ struct rzg2l_cpg_info { const unsigned int *crit_mod_clks; unsigned int num_crit_mod_clks; =20 + /* Critical Resets that should not be asserted */ + const unsigned int *crit_resets; + unsigned int num_crit_resets; + bool has_clk_mon_regs; }; =20 --=20 2.43.0 From nobody Sat Apr 4 07:50:08 2026 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 16ACC3921D1 for ; Fri, 20 Mar 2026 10:49:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003798; cv=none; b=Vb/bfzXv8Z8WyEc53R90/cKeU7RGQ5pHVB9Z9HqkIw/QYBAegAbuCtIrEBDD5+y6LwQeOC7o9d24GVTDxN3jmKRAhzWCg7DbgkOPgw8W5B2+bVNO2dhaLrgs8SClodx5IAyqo4zuagdi2ZjH4Srs4AdeyXWF7wqvzZF4bakh9T0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003798; c=relaxed/simple; bh=ajpMcqKfNP9HAt82cwjHe9/52zY3oHxoR2gC6/k0qOs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=h+GZoQhHEhyNQ3/FnEQWcuJZO+RQfKhbNc7k5RdZmkqGoX9BZ9Jnrp8ILYuCgYwIsTl8MMlkKj+mPrKqUemrZef8pRRFz6rMxdFjWAl72cLFIy3JaXKiwWsfztwIr9lE3LZ7p8vS6d/cOx9rXJvu9w07/jpcpYdxyuJ7PVLi8Fg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=dUmX/j1O; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="dUmX/j1O" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-43b3d9d0695so1601220f8f.0 for ; Fri, 20 Mar 2026 03:49:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774003794; x=1774608594; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=eaD0/MOliBcQM28TfUPYVE0y6iDdS5KDXDCppjI2wrU=; b=dUmX/j1OlGI7bXannrHmAawXtUGVRMYfUVEkcMe+7yHIRydkSe/8uEyehZm3+LqFlc DeDpRJl4JmZ2FeO+5uwn3PfFaT8rYBgYtD90CPG3x36I11vJ8ZHhEODUADLOhJDsOYeA f83CpPPNmiLfcQw3UWpy8UWdOlSBU31HQWGqKpDLFolAXUuNcJ9h0lFl6Gj9VW24XhGm TwXnJtueRirPSuUtw5j+U/o7lnk0ap3GvTOBnBpSFaNNCl/CEH/8BFlUbAOZzvKLfH0K dD20nUDT+s5SFJEe5E9h8H6xXkoaFqIe3E3BYP4LSX5dVhntpDPBEe6oG8Yg2o0W73Wn BHHQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774003794; x=1774608594; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=eaD0/MOliBcQM28TfUPYVE0y6iDdS5KDXDCppjI2wrU=; b=rbdN0UjCqbiPZzUeEosYW8e+l8aMJqn4o/m3RCk5tfWzev2ok2eaUJE7V796Rqe7or iuNjLxW/JMvs2kUTD9XRrbxuxQUW2pEr0R4CqplHsJN5YpLuaZMRPfJQ3htlbti7GeBA rl+ZMLOpCLLVd/An1aCZ+FqRnnNaICUFvEIIRHR327DSQdtNcoWQEPYx9B6ejjf1DaBg B9i0vpj5kzLPSyQmgBJf2t0MFunk90i5S9cCtCdF55EN+hbSU3h1PSR2uw9f4OQC+x/q +QKUmQ96l7FnFjwQcicZGjXwARlAXdaPgTQRYO+KWiueebJlqaQpFitTHngmloSUqk5M BqgA== X-Forwarded-Encrypted: i=1; AJvYcCUE6kV8NB5eQV8KF39fHr63Yc5z+T6Y3bXRLdIO+fjpJ3dj1rEHWXbZSS/2zsgXo19rbE+mGaDSgkvPsRs=@vger.kernel.org X-Gm-Message-State: AOJu0YwtchSNrl4cKXozyytO1oD2F+9e7L1Di87xQDbm3hFqx6RfPtEy 3Ag9MgXKKcGfYcvYca+qjOJh0GQx1eX7mvZf1a88GRL9C771z7TsiMcI036xZA== X-Gm-Gg: ATEYQzwDttTkRR1WrY8jGxjO+kYTptSwl1pUtZgeUh0ZM6VTVQIVO8BMP6++IOttHno B4jPWDqKQvCAgdA0aRrCEexb4aJi5+wJFThJic6xvRHfK4ZFG9S6TpHAp1tUKGp6N5jKj221GgO MdV5tZCIQFXOZnX68SxaUXfSOwJD+i2tBtJgAaHr7ZchIw7OME/phChaBq2TxJMBGVoyLn2acN9 9IWsVHEDnP9RCam3Gq7IK7ndSJpE1MFqOgQkf89VvO5wZHYu2zm8GY6XT8KXo6L/T0smNIuxXhe LCRuQZW2bci5hO46ZT29GOCMayK2hFPjYmuwmsb2Vy0Jh0pBIgx+cukFD2ZrRAzms+884InSL/e hnwf/5pWLj123chbItjgBMlrwEswvTB2HQQJ3sdtqN0cpx8JYRRQQ9vFEPSlQdzKz7xvR2Mw19R +ElgJTiCWP1/edQOzxIsBLKWE1ZEs+408= X-Received: by 2002:a05:6000:4021:b0:43b:566e:fad2 with SMTP id ffacd0b85a97d-43b64242eb2mr5322361f8f.9.1774003793977; Fri, 20 Mar 2026 03:49:53 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:5b93:d2b1:bc5c:9231]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b644ae619sm6203062f8f.5.2026.03.20.03.49.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 03:49:53 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Philipp Zabel Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v7 03/10] clk: renesas: r9a07g04{3,4}/r9a08g045-cpg: Add critical reset entries Date: Fri, 20 Mar 2026 10:49:37 +0000 Message-ID: <20260320104950.42220-4-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> References: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The RZ/G2L SoC family requires DMA resets to be deasserted for routing some peripheral interrupts to the CPU. Asserting these resets after boot would silently break interrupt delivery with no driver to restore them. Mark the DMA resets as critical by adding them to the crit_resets table in the SoC-specific rzg2l_cpg_info for r9a07g043, r9a07g044, and r9a08g045, preventing __rzg2l_cpg_assert() from asserting them and ensuring they are deasserted during probe and resume. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v6->v7: * Updated r9a07g043_cpg_info by inserting a blank line before .has_clk_mon_regs * Replaced r9a07g044_critical_resets->r9a07g044_crit_resets and r9a08g045_critical_resets->r9a08g045_crit_resets for consistency v5->v6: * Replaced r9a07g043_critical_resets->r9a07g043_crit_resets for consistency * Collected tag v4->v5: * No change v4: * Moved this patch from [1] as it is boot-dependent [1] https://lore.kernel.org/all/20260306134228.871815-1-biju.das.jz@bp.ren= esas.com/ --- drivers/clk/renesas/r9a07g043-cpg.c | 9 +++++++++ drivers/clk/renesas/r9a07g044-cpg.c | 13 +++++++++++++ drivers/clk/renesas/r9a08g045-cpg.c | 9 +++++++++ 3 files changed, 31 insertions(+) diff --git a/drivers/clk/renesas/r9a07g043-cpg.c b/drivers/clk/renesas/r9a0= 7g043-cpg.c index 33e9a1223c72..70944ef8c5b8 100644 --- a/drivers/clk/renesas/r9a07g043-cpg.c +++ b/drivers/clk/renesas/r9a07g043-cpg.c @@ -379,6 +379,11 @@ static const unsigned int r9a07g043_crit_mod_clks[] __= initconst =3D { MOD_CLK_BASE + R9A07G043_DMAC_ACLK, }; =20 +static const unsigned int r9a07g043_crit_resets[] =3D { + R9A07G043_DMAC_ARESETN, + R9A07G043_DMAC_RST_ASYNC, +}; + #ifdef CONFIG_ARM64 static const unsigned int r9a07g043_no_pm_mod_clks[] =3D { MOD_CLK_BASE + R9A07G043_CRU_SYSCLK, @@ -420,5 +425,9 @@ const struct rzg2l_cpg_info r9a07g043_cpg_info =3D { .num_resets =3D R9A07G043_IAX45_RESETN + 1, /* Last reset ID + 1 */ #endif =20 + /* Critical Resets */ + .crit_resets =3D r9a07g043_crit_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a07g043_crit_resets), + .has_clk_mon_regs =3D true, }; diff --git a/drivers/clk/renesas/r9a07g044-cpg.c b/drivers/clk/renesas/r9a0= 7g044-cpg.c index 0dd264877b9a..2d3487203bf5 100644 --- a/drivers/clk/renesas/r9a07g044-cpg.c +++ b/drivers/clk/renesas/r9a07g044-cpg.c @@ -489,6 +489,11 @@ static const unsigned int r9a07g044_crit_mod_clks[] __= initconst =3D { MOD_CLK_BASE + R9A07G044_DMAC_ACLK, }; =20 +static const unsigned int r9a07g044_crit_resets[] =3D { + R9A07G044_DMAC_ARESETN, + R9A07G044_DMAC_RST_ASYNC, +}; + static const unsigned int r9a07g044_no_pm_mod_clks[] =3D { MOD_CLK_BASE + R9A07G044_CRU_SYSCLK, MOD_CLK_BASE + R9A07G044_CRU_VCLK, @@ -519,6 +524,10 @@ const struct rzg2l_cpg_info r9a07g044_cpg_info =3D { .resets =3D r9a07g044_resets, .num_resets =3D R9A07G044_TSU_PRESETN + 1, /* Last reset ID + 1 */ =20 + /* Critical Resets */ + .crit_resets =3D r9a07g044_crit_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a07g044_crit_resets), + .has_clk_mon_regs =3D true, }; #endif @@ -548,6 +557,10 @@ const struct rzg2l_cpg_info r9a07g054_cpg_info =3D { .resets =3D r9a07g044_resets, .num_resets =3D R9A07G054_STPAI_ARESETN + 1, /* Last reset ID + 1 */ =20 + /* Critical Resets */ + .crit_resets =3D r9a07g044_crit_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a07g044_crit_resets), + .has_clk_mon_regs =3D true, }; #endif diff --git a/drivers/clk/renesas/r9a08g045-cpg.c b/drivers/clk/renesas/r9a0= 8g045-cpg.c index 79e7b19c7882..1232fec913eb 100644 --- a/drivers/clk/renesas/r9a08g045-cpg.c +++ b/drivers/clk/renesas/r9a08g045-cpg.c @@ -361,6 +361,11 @@ static const unsigned int r9a08g045_crit_mod_clks[] __= initconst =3D { MOD_CLK_BASE + R9A08G045_VBAT_BCLK, }; =20 +static const unsigned int r9a08g045_crit_resets[] =3D { + R9A08G045_DMAC_ARESETN, + R9A08G045_DMAC_RST_ASYNC, +}; + static const unsigned int r9a08g045_no_pm_mod_clks[] =3D { MOD_CLK_BASE + R9A08G045_PCI_CLKL1PM, }; @@ -389,5 +394,9 @@ const struct rzg2l_cpg_info r9a08g045_cpg_info =3D { .resets =3D r9a08g045_resets, .num_resets =3D R9A08G045_VBAT_BRESETN + 1, /* Last reset ID + 1 */ =20 + /* Critical Resets */ + .crit_resets =3D r9a08g045_crit_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a08g045_crit_resets), + .has_clk_mon_regs =3D true, }; --=20 2.43.0 From nobody Sat Apr 4 07:50:08 2026 Received: from mail-wr1-f48.google.com (mail-wr1-f48.google.com [209.85.221.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B671738238B for ; Fri, 20 Mar 2026 10:49:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003799; cv=none; b=NEY/Svli8BWPsN1UtsfK78F+l5w1khP6dGkDW7WwwdOXfD8oSJhA397/T3eiy3tvHq1jQyYjhDWS5xQIloIh3CJdNPuNDzyogUBRHUOpP5aIk34/Uzl0c5sEsyq8BD/zpzZQdeL8W4HvcJ1GlADKHQjOG0RWv2aZ38y3/YZUOVo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003799; c=relaxed/simple; bh=PqdtBxyERndEosPDHbmI+GUBTlW7xb/TJgdAmt5315U=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=TuY7jjAUea0u1PGHlgA7gwQfZl+/jCahHR/E10QHsRZ5iT3yKI8H5X1PSIqnV3HgfvYiY5ywbeumN2DkE5uMEbJmTz2e5c/988Qo6x38EHpFSIiBJCE5d6P945GkE9oJ/dZRY+qFOlOiua/Y9bfzbEkYUMdwHbIVuXjIJ+rQx7E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=i5bgaBFX; arc=none smtp.client-ip=209.85.221.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="i5bgaBFX" Received: by mail-wr1-f48.google.com with SMTP id ffacd0b85a97d-439b9b1900bso378717f8f.1 for ; Fri, 20 Mar 2026 03:49:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774003795; x=1774608595; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ZKbe+TyX+B1VS7SJjwxdTR+wYHiyWXqHq9Z2tzEU/jk=; b=i5bgaBFXMp2eOUgrOECULRD2bDP5PqXyy5SD+BvHjCIq+XRPiz/htJHvzAO15gqslF 77RHptLZedmsFCgiNdzx1QZ8y/+5cRWs+K2uP+cC30p0vq/hP/fqWYkaK/troFfKhGvQ nw2fEWu8LSG545vHqMycnfF3QhJkn9Gw5IFIDMEGLLH3H/95CnV1EGm4AdIL/OV743vh b+uYWvu71rNT2TK1xVTXw/sxrSykd2usPlVEsVdvAxeO3wlwLh9se4Qj0EUALS6iK+BM K+NwtzutluRfH/649VgEbj46GY+FrZS8NGBfoLpcxQgK+vP1Wdb1RkFimhytAufkXIp9 KRRg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774003795; x=1774608595; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ZKbe+TyX+B1VS7SJjwxdTR+wYHiyWXqHq9Z2tzEU/jk=; b=cL124be0BsxChMuL3r7EfKaZEo53AUJ7d2Z/FStmJYMBWXUcEDieDAOozLE2+mnDFl 2Lctuxrajm2yy/G3sUh39fq8NNU10S9T28DTVtL0e2WMItlqYyAoJ9X44EJe7xZjvZVZ Ejg3rKuI+e0SpJ3ycb203KVe6IhqRbIklp7k72aQX5bCqNpmHyLlmjfCXXalA1waFPaT 57ZKjhQypPgBMYKUoDimORiKepFI71ZlJpawx8q5/onZWDRu7zAOtoxt20eJqTHhGeBx cEyBnYbb/xoxLrrlubBkLPHUcxE4gz/fL7GekZoACFGFAQMngt4g4uFp3X8BzTq5WsXI RaUA== X-Forwarded-Encrypted: i=1; AJvYcCU5nv76q5FJ1xItkUIf4MAAfeat8e6cqcHBInSYjnRgS6KF5n5eneZ5lYUf27ta1zofCswMU9YyGup4mOY=@vger.kernel.org X-Gm-Message-State: AOJu0YwW3sYHxs7OTk7LTJ3JzuKe2CQyLTkngW5JkmCz+RzqIxmo2lHu Wq3Sqoe8DtYIMPTU5WzmyQHrkgY4dy0YXB4kuAZbYL+uaNcvw0oA4VfI X-Gm-Gg: ATEYQzyHrC3bGC2vinmY0/KE0AS5i2YMUegttpU82tXQ5YzAMK0lyjDIlenOwLMRa/M goUlx4bu8Q4J+ZSKyZCOaHPLFQ7hKLdeckltvQuHTSQFVIZWcyIKBhUR9LwVpQlmMHOui8GSZaS H4Y1RmqKzGV7heAiHMknVp5+phHjmcApLfgBvRv8vZfs+WwxURsUTgih3l3RSfWwhIKpRvZvO0Q R5wQD5XkUmVuHgGJ5LsAwGVSFxoZnMZ167mJAI24zfni8xnni23qMorB5qPSjYgJg2DFE+qc38z 2HehPgZdyEqaInPGrd1flRwLOPlA+Qez4SWgQPqnXemHs7OP065FhlMEuzfX4jBA1KdW7e62I8s NUJucP251eiMCF8ESUhrtaZKnwY54dr1EjS5SVGHn8UcTxTNUyPX1qYEwTYu4eT7Zyi3MAIoEAc nCZrSKp4T/7I//QFiVaOCyCoNVTfKiG5g= X-Received: by 2002:a5d:588f:0:b0:439:b3a3:7239 with SMTP id ffacd0b85a97d-43b6423fb3dmr4617157f8f.5.1774003794609; Fri, 20 Mar 2026 03:49:54 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:5b93:d2b1:bc5c:9231]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b644ae619sm6203062f8f.5.2026.03.20.03.49.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 03:49:54 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Philipp Zabel Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v7 04/10] clk: renesas: rzg2l-cpg: Add rzg2l_mod_clock_init_mstop_helper() Date: Fri, 20 Mar 2026 10:49:38 +0000 Message-ID: <20260320104950.42220-5-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> References: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Refactor the mstop initialisation logic in rzg2l_mod_clock_init_mstop() into a dedicated helper function rzg2l_mod_clock_init_mstop_helper(). This decouples the logic for setting module stop state on disabled clocks from the iteration loop, allowing it to be reused during resume to re-enable critical clocks. No functional change. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v6->v7: * Collected tag v6: * New patch --- drivers/clk/renesas/rzg2l-cpg.c | 24 +++++++++++++++--------- 1 file changed, 15 insertions(+), 9 deletions(-) diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index f9e4af7f49d0..b68b0312f0e3 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -1586,6 +1586,20 @@ static struct mstop *rzg2l_mod_clock_get_mstop(struc= t rzg2l_cpg_priv *priv, u32 return NULL; } =20 +static void rzg2l_mod_clock_init_mstop_helper(struct rzg2l_cpg_priv *priv, + struct mod_clock *clk) +{ + /* + * Out of reset all modules are enabled. Set module state + * in case associated clocks are disabled at probe. Otherwise + * module is in invalid HW state. + */ + scoped_guard(spinlock_irqsave, &priv->rmw_lock) { + if (!rzg2l_mod_clock_is_enabled(&clk->hw)) + rzg2l_mod_clock_module_set_state(clk, true); + } +} + static void rzg2l_mod_clock_init_mstop(struct rzg2l_cpg_priv *priv) { struct mod_clock *clk; @@ -1595,15 +1609,7 @@ static void rzg2l_mod_clock_init_mstop(struct rzg2l_= cpg_priv *priv) if (!clk->mstop) continue; =20 - /* - * Out of reset all modules are enabled. Set module state - * in case associated clocks are disabled at probe. Otherwise - * module is in invalid HW state. - */ - scoped_guard(spinlock_irqsave, &priv->rmw_lock) { - if (!rzg2l_mod_clock_is_enabled(&clk->hw)) - rzg2l_mod_clock_module_set_state(clk, true); - } + rzg2l_mod_clock_init_mstop_helper(priv, clk); } } =20 --=20 2.43.0 From nobody Sat Apr 4 07:50:08 2026 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 45ED8393DEE for ; Fri, 20 Mar 2026 10:49:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003799; cv=none; b=QfngiBakv8r6F2o9DQgtJUvZZF3PN74DM9fL3a+x0nWuQbeG4YizZHs1pYiiPGOL4G6k+Kz3TEeCbRGkIKipkThF9QvsYbO0yIPEkl65hz6cHYjF9xVmjJfBFBa5SmKOLfj/Y/56RnNFKjbvrWkvKP+2bEN2Puf3a/JbefLaEII= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003799; c=relaxed/simple; bh=KV6RQJ0PMqXgl39fDov5/8rRWnSxE60D38ftJ3AsSuE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qpMqFr8wJRHdjdzGsvIEK454IdiKentjC5N4h3abwJvtIdOcQ4Lm7XBtA/xHV7HY5Uk0jd1e2VrbwfSBmHuuO4TNP1vDGocN90yYC/XmBltGqfIkKfzzwUJBOkoxfv/w+g25kpuzHfaZ30zYv0ZwrLiIxbsb1LK70wJMOllxaPY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=IpT7Y5v3; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="IpT7Y5v3" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-43b41b545d9so2168449f8f.2 for ; Fri, 20 Mar 2026 03:49:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774003795; x=1774608595; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=MDoprgHu93ls7kHmqlV6l9UPsfd/brYSyxRd8cyc4oY=; b=IpT7Y5v3raw+RZdp+jC5c0PFbAwoirt4NpG6AmXItNJE6RogvPPjGiUjBTWmZ5GH+E Fi3mkvqXZ/G7WsdOISyLqo85Ri2VYaFxTEuc2XM89WxxAvrXxYCRJy54CzzH6doHPP1n 4puUWGYWwFmRoPqA4AvCP4iKzOeJaL4gluJ00fD8Riz56jsTnQo0EW/Zv+fEH8WoCKD9 /xiMqrSo5GLNV1eCYax5WV/BZx2+eI/4sM0H9ZgajYht2Ts1iPwFMR9jnoWUOnPsvHSR oofa45n7aKa0RVUq6m71GYY9v9ZQGvIbAc6cZB40Z3Biu8ObQEtBuCpPk5170bQUAFUE J3vQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774003795; x=1774608595; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=MDoprgHu93ls7kHmqlV6l9UPsfd/brYSyxRd8cyc4oY=; b=gPkiiu5gPFDP1rhBD1KqVD5F5Yo1fOHpszDmwo2QyVx2+zVXbd7+vk75srqI3Chqpf L4SE2exrvGJBBWUoO/oAT1+hdZGUP78NAx5YsUETFPzMQcV8ex+WYWr1B31FkRwKlHd3 +m2lsX+7l5oYg+tXaiPobNfh//nNKSPb5C3OXlOQ2D32TsutYbmuYD4uvZ7yoKGmoMNH xTpVvxab7PArqq3i5P8Jwtq6WjzvTsTICBCIUgdCR7iqTz8965TqQIOvii77enTZkXHN Kn4MihWlyRs2bpSLcBjQF1JDtmdkY47h0jcAfenqP+01wNZdOs+Ty6IM/cnwKhjqfZnT CkqA== X-Forwarded-Encrypted: i=1; AJvYcCUXpBiU2UQB/3oO+mmuZF69QiNWiABj9PbhGWblhDWRImB/4xNbVqoOZfbwEArJmhANJfvkSTTH7jyqcz8=@vger.kernel.org X-Gm-Message-State: AOJu0YzjM4to+pDxjb5b+TgMKDzqpD2ci6cpviPDUR5uVDWbZIOWk8qU +gxvIOIHracInM5O115Smrmuqxbz0ysIRg19km+oY6EiKj1NkDp91LSC X-Gm-Gg: ATEYQzz2adq5AQnvv2qadzh2iC3aM1ny8xvUHox+r/wH05BDC6GDwsxxsUsfwPsDTXD b5TO/wxefEo2umDOit0r9ajah8DnOctjSNHXeiw7lC8io+gNrXg41Tz6R9augUDuxpu8mi3H91Y T26MzTBRyIKMakx3nyehYItX6LhEKrkxJdXfC3GirV71hFFE7XbE6sm1A6bUcFKCvUUNQJQ7EY6 TWEv900fT4Sj6r/xFyR+0FhodcxDi1jrNuHR4H6Eo0Y39tBz71ML7m5LWp0NlwY9hvyWNkxMD5R UIv9ncKrtmee0vkjHq57dbXI628wq6VNfroxSMvrTBUuOdVppP37wOtBDpVvI7EGaipnZtpA7rT cwS8ACM3CEtLYm5B9JU/TAJwBJD4mMexO+LLx0bBlhP/T31MLFAL/XboXawOfgauZTXYCoPHwWu AmSb2TlmGibL0qaSuVTMESF16LRpz7Hqo= X-Received: by 2002:a05:6000:4381:b0:439:fd13:5c4a with SMTP id ffacd0b85a97d-43b64234891mr4494405f8f.6.1774003795250; Fri, 20 Mar 2026 03:49:55 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:5b93:d2b1:bc5c:9231]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b644ae619sm6203062f8f.5.2026.03.20.03.49.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 03:49:54 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Philipp Zabel Cc: Biju Das , linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v7 05/10] clk: renesas: rzg2l-cpg: Re-enable critical module clocks during resume Date: Fri, 20 Mar 2026 10:49:39 +0000 Message-ID: <20260320104950.42220-6-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> References: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das After a suspend/resume cycle, critical module clocks (CLK_IS_CRITICAL) may be left disabled as there is no owning driver to restore them, unlike regular clocks. Add rzg2l_mod_enable_crit_clock_init_mstop() which walks all module clocks on resume, re-enables any critical clock found disabled, and then restores the MSTOP state for clocks that have one via the existing helper. This replaces the direct call to rzg2l_mod_clock_init_mstop() in rzg2l_cpg_resume(), preserving the correct clock-before-MSTOP restore ordering. Signed-off-by: Biju Das --- v6->v7: * Updated commit description * RZ/V2M has critical clocks but no mstop, so move the mstop check after enabling critical clocks. After this, we need to restore only mstop for module clocks, so remove the inverted logic and continue statement and directly call rzg2l_mod_clock_init_mstop_helper() if the clock has mstop. v5->v6: * Updated commit description * Dropped the list implementation. * Replaced rzg2l_mod_clock_init_mstop->rzg2l_mod_enable_crit_clock_init_m= stop()=20 for enabling critical clks and restoring mstop state during resume. v4->v5: * No change v4: * Moved this patch from [1] as it is boot-dependent [1] https://lore.kernel.org/all/20260306134228.871815-1-biju.das.jz@bp.ren= esas.com/ --- drivers/clk/renesas/rzg2l-cpg.c | 17 ++++++++++++++++- 1 file changed, 16 insertions(+), 1 deletion(-) diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index b68b0312f0e3..038b3f8e85a1 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -1600,6 +1600,21 @@ static void rzg2l_mod_clock_init_mstop_helper(struct= rzg2l_cpg_priv *priv, } } =20 +static void rzg2l_mod_enable_crit_clock_init_mstop(struct rzg2l_cpg_priv *= priv) +{ + struct mod_clock *clk; + struct clk_hw *hw; + + for_each_mod_clock(clk, hw, priv) { + if ((clk_hw_get_flags(&clk->hw) & CLK_IS_CRITICAL) && + (!rzg2l_mod_clock_is_enabled(&clk->hw))) + rzg2l_mod_clock_endisable(&clk->hw, true); + + if (clk->mstop) + rzg2l_mod_clock_init_mstop_helper(priv, clk); + } +} + static void rzg2l_mod_clock_init_mstop(struct rzg2l_cpg_priv *priv) { struct mod_clock *clk; @@ -2095,7 +2110,7 @@ static int rzg2l_cpg_resume(struct device *dev) if (ret) return ret; =20 - rzg2l_mod_clock_init_mstop(priv); + rzg2l_mod_enable_crit_clock_init_mstop(priv); =20 return 0; } --=20 2.43.0 From nobody Sat Apr 4 07:50:08 2026 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 594A4397E66 for ; Fri, 20 Mar 2026 10:49:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003805; cv=none; b=jzH2TsRDAP7j4PK8f2y4nTNnaviE2eYBGe87w1hjIWhmadru0+bBryVAExx1o6dK3MTodyb4KHuWsSgnBWPUUIHgAub1TBu0FM/1g+n/aGjxF5RX90g2k/AZUeuEc5Xb2mI5gykmUzuZGGCVNlM8KUO72/dnr4pUb28ucz5ctKA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003805; c=relaxed/simple; bh=Mi7Angt6+b61A+Y1eUX46lVAMC9hj9cjD8JZmytjgik=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PKMoxCqmGp5eDqKIhmxLMyInrEr3IFIezldkKUjE0L8+Qd5lg5ltoLJ82ZVIi9PXf7mTqln/Km1qymYwulxvpa59rfr5NSK0EPqbQXQrYTdpfWuO6UpBEGBxWu3MuqyVPMNQ/RsR8GPieAa9dkyTXRcOub6vlKebihqdBnGC0Y0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mlOMzbgT; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mlOMzbgT" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-43b48ac2727so1403736f8f.3 for ; Fri, 20 Mar 2026 03:49:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774003796; x=1774608596; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=zu1ZwV7q3g9N7RM1SjBRgvddWM/MjicPQoKWZJBEQyU=; b=mlOMzbgTsbvVHcfrgYeCh/+JHoAK8OPXcZpGj08ahAoe23POVeSwFnwXLRSqLG49PV C+hzgHsmX4wj6An1dRjv/rZ4WQ9oEj8EepvKru7Vv8cyFJpaJ83extgmo41bZ6KPAQWT dVs6pe740mVx8uAhRA+mZIqDIwn3pKQ14e8pAcfYUNv3smLfrPLo1HSACbElKfbDuytP aOo1EEYwDfyLEXnXSvE1iwsIfCdJydJlD2X/t9ZU/KMmvh8LJmn965rGKrm8ZLCzqjZJ /iUFHdiWScd6Z71bhBPtlWOPckWVqcQEA8luW+z6p0Q7VY4mKdkj77vspgh3afc2P5YK XHaQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774003796; x=1774608596; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=zu1ZwV7q3g9N7RM1SjBRgvddWM/MjicPQoKWZJBEQyU=; b=tEX9HlrFwNJMla0AeEUVW5CMsvD+vlQxpiIc18QuU+kKHrpj19TL64HItWYqq6/wU2 aNGjtmJJLF9Vv3jDQAp50FYN8Olg6sj40aDp/2yDWMy/uyVfKAKZpl4hscnHdqsKtUym eB/asOkjUdDP7ieLENzO1WdcC5Hw0Qr2IZFeEa4pwbEt1SQ6lAYMxM7jW4NlESJGeTh2 AOC6JfxIsd5Guw5vNg5i/XnNGgmX/K7jm7saEA2d8ieauV/+eq04uF+Y6QbtOO8vxLO2 KXoAiwvK5EaH5urKuv0nxXhG0/hDEmTeT2trgm3naEyUUNrCt823YCxaIrNSh5DHSgIs yb/g== X-Forwarded-Encrypted: i=1; AJvYcCXmzUorDeV5CsQp2ITV69OWSZL5f9QrygVJxO55cvaVpiW+ENquopqQK86pC+IWa24kYFKsLRD/DZ/mi3Q=@vger.kernel.org X-Gm-Message-State: AOJu0YwNOdoTdRbQHPTv1X7132FwwJ+/eZy8QShOXXFceuJU4KQcXFs6 J9NY69e1DY4ryeEkSxspwFlz+chFh61PQce0MwB7N8tUYUZ7B1Aph8GKOLu7LA== X-Gm-Gg: ATEYQzzBly3/S5CEpbUjWNlvFLe9RtCA/eV7ndoR04qVd94fgkH7DPLBqPd7pqetFtU Xw0d6rKAXWSmEdI5YhVY/iq/LCCnxVmH5vEM7qXO3pFYOxKZHsiQftt/CZkYJA5c6RZ94gaaDAT rMm/RyM9B++8mfdYc4adN8GRQz0mgOzIJnDNWfwG/pednNnXx3CM+DYchEClOJ1aURvCwcKfX6j Spa1XYRmC7sMgYh1Nbfy+iVs4wuuL0+edbO/mys1dYOyfkYB85D3FoMZXH9/fo68n54zICFhGRC C47DXEtlCc/SjjjvV4IAM4nTalYAi5Gc302s1jtbnixJW9zHKqPRH9jSkHKufng/0hHFSB1y6Nd KQArhIwD7OYpMo2SBhF+IMX28giNAzBpQqZuJRM8OaumzETEbFYXSece5m1Y/Qv3Wfi2ytHBLor rBrBJ8BT1kkRsNiMigpXHPdI6x2J8pybY= X-Received: by 2002:a05:6000:381:b0:43b:4212:2ee8 with SMTP id ffacd0b85a97d-43b64257171mr4873656f8f.24.1774003795838; Fri, 20 Mar 2026 03:49:55 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:5b93:d2b1:bc5c:9231]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b644ae619sm6203062f8f.5.2026.03.20.03.49.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 03:49:55 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Magnus Damm Cc: Biju Das , linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v7 06/10] clk: renesas: Add support for RZ/G3L SoC Date: Fri, 20 Mar 2026 10:49:40 +0000 Message-ID: <20260320104950.42220-7-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> References: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The clock structure for RZ/G3L is almost identical to that of the RZ/G3S SoC with more IP blocks such as LCDC, CRU, LVDS, and GPU. Add minimal clock and reset entries required to boot the system on Renesas RZ/G3L SMARC EVK and bind it with the RZ/G2L CPG core driver. Signed-off-by: Biju Das --- v6->v7: * Replaced r9a08g046_critical_resets->r9a08g046_crit_resets v5->v6: * No change=20 v4->v5: * No change v3->v4: * Updated commit description * Updated LAST_DT_CORE_CLK with R9A08G046_USB_SCLK * Fixed typo 2->8 in dtable_4_128[]. * Added critical reset table r9a08g046_critical_resets[] * Updated num_resets * Added crit_resets and num_crit_resets to r9a08g046_cpg_info. v2->v3: * No change. v1->v2: * Added CLK_ETH{0,1}_TXC_TX_CLK_IN and CLK_ETH{0,1}_RXC_RX_CLK_IN clocks. * Dropped R9A08G046_IA55_PCLK from critical clock list. --- drivers/clk/renesas/Kconfig | 7 +- drivers/clk/renesas/Makefile | 1 + drivers/clk/renesas/r9a08g046-cpg.c | 153 ++++++++++++++++++++++++++++ drivers/clk/renesas/rzg2l-cpg.c | 6 ++ drivers/clk/renesas/rzg2l-cpg.h | 1 + 5 files changed, 167 insertions(+), 1 deletion(-) create mode 100644 drivers/clk/renesas/r9a08g046-cpg.c diff --git a/drivers/clk/renesas/Kconfig b/drivers/clk/renesas/Kconfig index 6a5a04664990..0203ecbb3882 100644 --- a/drivers/clk/renesas/Kconfig +++ b/drivers/clk/renesas/Kconfig @@ -39,6 +39,7 @@ config CLK_RENESAS select CLK_R9A07G044 if ARCH_R9A07G044 select CLK_R9A07G054 if ARCH_R9A07G054 select CLK_R9A08G045 if ARCH_R9A08G045 + select CLK_R9A08G046 if ARCH_R9A08G046 select CLK_R9A09G011 if ARCH_R9A09G011 select CLK_R9A09G047 if ARCH_R9A09G047 select CLK_R9A09G056 if ARCH_R9A09G056 @@ -194,6 +195,10 @@ config CLK_R9A08G045 bool "RZ/G3S clock support" if COMPILE_TEST select CLK_RZG2L =20 +config CLK_R9A08G046 + bool "RZ/G3L clock support" if COMPILE_TEST + select CLK_RZG2L + config CLK_R9A09G011 bool "RZ/V2M clock support" if COMPILE_TEST select CLK_RZG2L @@ -250,7 +255,7 @@ config CLK_RCAR_USB2_CLOCK_SEL This is a driver for R-Car USB2 clock selector =20 config CLK_RZG2L - bool "RZ/{G2L,G2UL,G3S,V2L} family clock support" if COMPILE_TEST + bool "RZ/{G2{L,UL},G3{S,L},V2L} family clock support" if COMPILE_TEST select RESET_CONTROLLER =20 config CLK_RZV2H diff --git a/drivers/clk/renesas/Makefile b/drivers/clk/renesas/Makefile index d28eb276a153..bd2bed91ab29 100644 --- a/drivers/clk/renesas/Makefile +++ b/drivers/clk/renesas/Makefile @@ -36,6 +36,7 @@ obj-$(CONFIG_CLK_R9A07G043) +=3D r9a07g043-cpg.o obj-$(CONFIG_CLK_R9A07G044) +=3D r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A07G054) +=3D r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A08G045) +=3D r9a08g045-cpg.o +obj-$(CONFIG_CLK_R9A08G046) +=3D r9a08g046-cpg.o obj-$(CONFIG_CLK_R9A09G011) +=3D r9a09g011-cpg.o obj-$(CONFIG_CLK_R9A09G047) +=3D r9a09g047-cpg.o obj-$(CONFIG_CLK_R9A09G056) +=3D r9a09g056-cpg.o diff --git a/drivers/clk/renesas/r9a08g046-cpg.c b/drivers/clk/renesas/r9a0= 8g046-cpg.c new file mode 100644 index 000000000000..6c77afdd34ea --- /dev/null +++ b/drivers/clk/renesas/r9a08g046-cpg.c @@ -0,0 +1,153 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * RZ/G3L CPG driver + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include +#include +#include + +#include + +#include "rzg2l-cpg.h" + +/* RZ/G3L Specific registers. */ +#define G3L_CPG_PL2_DDIV (0x204) +#define G3L_CPG_PL3_DDIV (0x208) +#define G3L_CLKDIVSTATUS (0x280) + +/* RZ/G3L Specific division configuration. */ +#define G3L_DIVPL2A DDIV_PACK(G3L_CPG_PL2_DDIV, 0, 2) +#define G3L_DIVPL2B DDIV_PACK(G3L_CPG_PL2_DDIV, 4, 2) +#define G3L_DIVPL3A DDIV_PACK(G3L_CPG_PL3_DDIV, 0, 2) + +/* RZ/G3L Clock status configuration. */ +#define G3L_DIVPL2A_STS DDIV_PACK(G3L_CLKDIVSTATUS, 4, 1) +#define G3L_DIVPL2B_STS DDIV_PACK(G3L_CLKDIVSTATUS, 5, 1) +#define G3L_DIVPL3A_STS DDIV_PACK(G3L_CLKDIVSTATUS, 8, 1) + +enum clk_ids { + /* Core Clock Outputs exported to DT */ + LAST_DT_CORE_CLK =3D R9A08G046_USB_SCLK, + + /* External Input Clocks */ + CLK_EXTAL, + CLK_ETH0_TXC_TX_CLK_IN, + CLK_ETH0_RXC_RX_CLK_IN, + CLK_ETH1_TXC_TX_CLK_IN, + CLK_ETH1_RXC_RX_CLK_IN, + + /* Internal Core Clocks */ + CLK_PLL2, + CLK_PLL2_DIV2, + CLK_PLL3, + CLK_PLL3_DIV2, + + /* Module Clocks */ + MOD_CLK_BASE, +}; + +/* Divider tables */ +static const struct clk_div_table dtable_4_128[] =3D { + { 0, 4 }, + { 1, 8 }, + { 2, 16 }, + { 3, 128 }, + { 0, 0 }, +}; + +static const struct clk_div_table dtable_8_256[] =3D { + { 0, 8 }, + { 1, 16 }, + { 2, 32 }, + { 3, 256 }, + { 0, 0 }, +}; + +static const struct cpg_core_clk r9a08g046_core_clks[] __initconst =3D { + /* External Clock Inputs */ + DEF_INPUT("extal", CLK_EXTAL), + DEF_INPUT("eth0_txc_tx_clk", CLK_ETH0_TXC_TX_CLK_IN), + DEF_INPUT("eth0_rxc_rx_clk", CLK_ETH0_RXC_RX_CLK_IN), + DEF_INPUT("eth1_txc_tx_clk", CLK_ETH1_TXC_TX_CLK_IN), + DEF_INPUT("eth1_rxc_rx_clk", CLK_ETH1_RXC_RX_CLK_IN), + + /* Internal Core Clocks */ + DEF_FIXED(".pll2", CLK_PLL2, CLK_EXTAL, 200, 3), + DEF_FIXED(".pll3", CLK_PLL3, CLK_EXTAL, 200, 3), + DEF_FIXED(".pll2_div2", CLK_PLL2_DIV2, CLK_PLL2, 1, 2), + DEF_FIXED(".pll3_div2", CLK_PLL3_DIV2, CLK_PLL3, 1, 2), + + /* Core output clk */ + DEF_G3S_DIV("P0", R9A08G046_CLK_P0, CLK_PLL2_DIV2, G3L_DIVPL2B, G3L_DIVPL= 2B_STS, + dtable_8_256, 0, 0, 0, NULL), + DEF_G3S_DIV("P1", R9A08G046_CLK_P1, CLK_PLL3_DIV2, G3L_DIVPL3A, G3L_DIVPL= 3A_STS, + dtable_4_128, 0, 0, 0, NULL), + DEF_G3S_DIV("P3", R9A08G046_CLK_P3, CLK_PLL2_DIV2, G3L_DIVPL2A, G3L_DIVPL= 2A_STS, + dtable_4_128, 0, 0, 0, NULL), +}; + +static const struct rzg2l_mod_clk r9a08g046_mod_clks[] =3D { + DEF_MOD("gic_gicclk", R9A08G046_GIC600_GICCLK, R9A08G046_CLK_P1, 0x514, = 0, + MSTOP(BUS_PERI_COM, BIT(12))), + DEF_MOD("ia55_pclk", R9A08G046_IA55_PCLK, R9A08G046_CLK_P0, 0x518, 0, + MSTOP(BUS_PERI_CPU, BIT(13))), + DEF_MOD("ia55_clk", R9A08G046_IA55_CLK, R9A08G046_CLK_P1, 0x518, 1, + MSTOP(BUS_PERI_CPU, BIT(13))), + DEF_MOD("dmac_aclk", R9A08G046_DMAC_ACLK, R9A08G046_CLK_P3, 0x52c, 0, + MSTOP(BUS_REG1, BIT(2))), + DEF_MOD("dmac_pclk", R9A08G046_DMAC_PCLK, R9A08G046_CLK_P3, 0x52c, 1, + MSTOP(BUS_REG1, BIT(3))), + DEF_MOD("scif0_clk_pck", R9A08G046_SCIF0_CLK_PCK, R9A08G046_CLK_P0, 0x584= , 0, + MSTOP(BUS_MCPU2, BIT(1))), +}; + +static const struct rzg2l_reset r9a08g046_resets[] =3D { + DEF_RST(R9A08G046_GIC600_GICRESET_N, 0x814, 0), + DEF_RST(R9A08G046_GIC600_DBG_GICRESET_N, 0x814, 1), + DEF_RST(R9A08G046_IA55_RESETN, 0x818, 0), + DEF_RST(R9A08G046_DMAC_ARESETN, 0x82c, 0), + DEF_RST(R9A08G046_DMAC_RST_ASYNC, 0x82c, 1), + DEF_RST(R9A08G046_SCIF0_RST_SYSTEM_N, 0x884, 0), +}; + +static const unsigned int r9a08g046_crit_mod_clks[] __initconst =3D { + MOD_CLK_BASE + R9A08G046_GIC600_GICCLK, + MOD_CLK_BASE + R9A08G046_IA55_CLK, + MOD_CLK_BASE + R9A08G046_DMAC_ACLK, +}; + +static const unsigned int r9a08g046_crit_resets[] =3D { + R9A08G046_DMAC_ARESETN, + R9A08G046_DMAC_RST_ASYNC, +}; + +const struct rzg2l_cpg_info r9a08g046_cpg_info =3D { + /* Core Clocks */ + .core_clks =3D r9a08g046_core_clks, + .num_core_clks =3D ARRAY_SIZE(r9a08g046_core_clks), + .last_dt_core_clk =3D LAST_DT_CORE_CLK, + .num_total_core_clks =3D MOD_CLK_BASE, + + /* Critical Module Clocks */ + .crit_mod_clks =3D r9a08g046_crit_mod_clks, + .num_crit_mod_clks =3D ARRAY_SIZE(r9a08g046_crit_mod_clks), + + /* Module Clocks */ + .mod_clks =3D r9a08g046_mod_clks, + .num_mod_clks =3D ARRAY_SIZE(r9a08g046_mod_clks), + .num_hw_mod_clks =3D R9A08G046_BSC_X_BCK_BSC + 1, + + /* Resets */ + .resets =3D r9a08g046_resets, + .num_resets =3D R9A08G046_BSC_X_PRESET_BSC + 1, /* Last reset ID + 1 */ + + /* Critical Resets */ + .crit_resets =3D r9a08g046_crit_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a08g046_crit_resets), + + .has_clk_mon_regs =3D true, +}; diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index 038b3f8e85a1..a510a4d32924 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -2144,6 +2144,12 @@ static const struct of_device_id rzg2l_cpg_match[] = =3D { .data =3D &r9a08g045_cpg_info, }, #endif +#ifdef CONFIG_CLK_R9A08G046 + { + .compatible =3D "renesas,r9a08g046-cpg", + .data =3D &r9a08g046_cpg_info, + }, +#endif #ifdef CONFIG_CLK_R9A09G011 { .compatible =3D "renesas,r9a09g011-cpg", diff --git a/drivers/clk/renesas/rzg2l-cpg.h b/drivers/clk/renesas/rzg2l-cp= g.h index af0a003d93f7..10baf9e71a6e 100644 --- a/drivers/clk/renesas/rzg2l-cpg.h +++ b/drivers/clk/renesas/rzg2l-cpg.h @@ -316,6 +316,7 @@ extern const struct rzg2l_cpg_info r9a07g043_cpg_info; extern const struct rzg2l_cpg_info r9a07g044_cpg_info; extern const struct rzg2l_cpg_info r9a07g054_cpg_info; extern const struct rzg2l_cpg_info r9a08g045_cpg_info; +extern const struct rzg2l_cpg_info r9a08g046_cpg_info; extern const struct rzg2l_cpg_info r9a09g011_cpg_info; =20 int rzg2l_cpg_sd_clk_mux_notifier(struct notifier_block *nb, unsigned long= event, void *data); --=20 2.43.0 From nobody Sat Apr 4 07:50:08 2026 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F3C5A38B7DB for ; Fri, 20 Mar 2026 10:49:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003804; cv=none; b=t8YgruzvPX50M6IObtI5gGl3SC+2zXqMa/aLxYkaqtg/7PEe3sWWyuOTGxRt3wZZ5GLJOXF3nd2Y6bPe/zTcmFm/06g8Ud/seaJRyd1mu4GZouugp4OlvBf7c3zJ75yBYScrurMdY5Y/M+1fK8JELzdHbj9uGwGHK1h1K7rh45Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003804; c=relaxed/simple; bh=sj9j+ubAWX7w/dUTCFPeiOOWgAWgzI8uLWdLbUuGr8s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=j8CAEEsGx6wn9ADxq79SVYt10QDpBTfGKaukhlb6r2V8I54L7phpevKwRIp20FNLwxDrsaxUdKEuItVhC2APRcrj0uMj0eznWldIXtpmgzZ/OwL61ylm6OXJfXl6DcgC5rz+6fH6D+Jmr9UB7o0OvpMpJd1gBpj5qQFKiDVIKSc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Ow+LZFck; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Ow+LZFck" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-43b3d9d0695so1601273f8f.0 for ; Fri, 20 Mar 2026 03:49:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774003797; x=1774608597; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=lsd0XqNSobwXegRq2d/2OujJfaJOKrwxQMpTX32bhdw=; b=Ow+LZFckhF6evW/RjvTQLjqEUUneTtbGwTisnmPtv0Bx5N2Spp4ILlj5mqlgQe9u8u IAgAROMevJ4PDbtSmwuIeAEgqVAZvzm0a5YOxM8BeQiF090mm4wImROmMMTqd6EsmGLE xyRxk5VXU8CqP/bJCWKFOG4MHxLLV1iK6YbqqAJc4wuCHKEa+CAgGpLEWrq7dRHN5iiY yhhQjQcl07QPj0pQsseT4mNuSM6MsAMcXRMet6znzMuNaIwULucyjuTXFXdzLqZ0FY6R ePHNnGJy4nhAKjAZyUU8aglttsvN5kU4VEqOD+cEZuJpEQpnnONK9JxBNBRd6BYauawI QGMw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774003797; x=1774608597; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=lsd0XqNSobwXegRq2d/2OujJfaJOKrwxQMpTX32bhdw=; b=Ql1a7bIkzjZM25kIdY3+DJ2w0V77yCPIUAkhCIeaSM8EvG2P33BXa/JX2kWPCbPDci HRgHnhCSwfj50NBz3zYEOZasNv0s4lFivw2Ln8T6Mj7e21hwsXUUlYvcmjfyh6H0lyOI kFJDt0ul5XIk1iuLCokfgyRmpRfedRvE0uDmbBdBWO4HQxF/ZbMCvWi7Z4Lmezq4ec2o +K+Uz0iRg4U7j5vBBX3gVnQI971y0T5UstYYbnBKOmioVGGcw6v4A1wwqF3XC2HxmJyz 7bXp/CuM5uFCvYjDkIkIP9H7AJlEes+HgC3UjX6DnmAjivLL++BIVHgnKRcrk5qiIIQX jZVA== X-Forwarded-Encrypted: i=1; AJvYcCUFh4AHfFCenO3DXgTTKuIXzCgifKprr6obVfGS3gaxF6DMPklSJPhpHBHa3G8Na5p4YtWwI0JIluBamn0=@vger.kernel.org X-Gm-Message-State: AOJu0YzFpSZva0j3oRv2bQKWGi79H/oeVGgF3fxq3XJ3+Y4Vz1Z3dKRY thQRvHnS+EqvsD5AQleBTpkGl3zgkbmP1mIHaiPOAF47+yH2gexyRw+giSyWLw== X-Gm-Gg: ATEYQzy5s7T0lF5Q5+msyujBp1Wus0vxo5f9E7b+TzcLaW7LesQdDETrf6QXddLTrCR +9B4TdP/NLspY49YbZGMfnt7mQQmyQ66ATFjN2wDIc/1/YY9IfqxGjjI/UH6c8sWXLHbVXET9tC OACCndTDY3N/lcxZ+0/w2iIyLaBcqYkjPIRdKLqcWLqcJJtZoojPvl951cFo1MiHzlwRkQr/w41 QExIjDGsVFd1Nw+lK28Hh3ktpLSAaJWz2j8fssLY37M0vLCwEUTWyqr6m/hCID8pDmCiSjv4wTF sPvRVlga+GtjYZCbEVME1ICo2TDC4Kw1nyto1vk8BRiYoZZp0G5Zeo5YbLN/7wIK6EQ4+mUokbc UtLVbRmN1lExJgL7Gd3zAcxCHfimbARYOfsAX/RzENSHiIp96rRE5cKgnD86D7hpzgOYv73fsPj JwJ+FFsHl9k/ZAHxmUbZxi3OfC4gyiS7g= X-Received: by 2002:a05:6000:42c1:b0:439:df59:abc5 with SMTP id ffacd0b85a97d-43b576fcf8bmr7770510f8f.12.1774003796444; Fri, 20 Mar 2026 03:49:56 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:5b93:d2b1:bc5c:9231]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b644ae619sm6203062f8f.5.2026.03.20.03.49.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 03:49:56 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v7 07/10] arm64: dts: renesas: Add initial DTSI for RZ/G3L SoC Date: Fri, 20 Mar 2026 10:49:41 +0000 Message-ID: <20260320104950.42220-8-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> References: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add the initial DTSI for the RZ/G3L SoC. The files in this commit have the following meaning: - r9a08g046.dtsi: RZ/G3L family SoC common parts - r9a08g046l48.dtsi: RZ/G3L R9A08G046L48 SoC-specific parts Add placeholders to reuse the code for the Renesas SMARC II carrier board. Signed-off-by: Biju Das --- v6->v7: * No change v5->v6: * Dropped dma-ranges, bus-range and comment from the pcie device node v4->v5: * No change v3->v4: * Fixed typo R0A08G046L->R9A08G046L in commit description * Dropped R9A08G046L46 from commit description * Dropped unused audio_clk{1,2} andcan_clk device nodes * Reordered i2c device node and updated reg entries by using lower-case hexadecimal number * Added placeholder in pinctrl node * Dropped unused DMAC device node * Added pcie node with placeholder v2->v3: * No change. v1->v2: * Added external clocks eth{0,1}_txc_tx_clk and eth{0,1}_rxc_rx_clk as it needed for cpg as it is a clock source for mux. * Updated cpg node --- arch/arm64/boot/dts/renesas/r9a08g046.dtsi | 212 ++++++++++++++++++ arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi | 13 ++ 2 files changed, 225 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi diff --git a/arch/arm64/boot/dts/renesas/r9a08g046.dtsi b/arch/arm64/boot/d= ts/renesas/r9a08g046.dtsi new file mode 100644 index 000000000000..e030e785ea2a --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046.dtsi @@ -0,0 +1,212 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3L SoC + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include + +/ { + compatible =3D "renesas,r9a08g046"; + #address-cells =3D <2>; + #size-cells =3D <2>; + interrupt-parent =3D <&gic>; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a55"; + reg =3D <0>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu1: cpu@100 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x100>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu2: cpu@200 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x200>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu3: cpu@300 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x300>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + L3_CA55: cache-controller-0 { + compatible =3D "cache"; + cache-unified; + cache-size =3D <0x80000>; + cache-level =3D <3>; + }; + }; + + eth0_txc_tx_clk: eth0-txc-tx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth0_rxc_rx_clk: eth0-rxc-rx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth1_txc_tx_clk: eth1-txc-tx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth1_rxc_rx_clk: eth1-rxc-rx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + extal_clk: extal-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board. */ + clock-frequency =3D <0>; + }; + + psci { + compatible =3D "arm,psci-1.0", "arm,psci-0.2"; + method =3D "smc"; + }; + + soc: soc { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + scif0: serial@100ac000 { + compatible =3D "renesas,scif-r9a08g046", "renesas,scif-r9a07g044"; + reg =3D <0 0x100ac000 0 0x400>; + interrupts =3D , + , + , + , + , + ; + interrupt-names =3D "eri", "rxi", "txi", + "bri", "dri", "tei"; + clocks =3D <&cpg CPG_MOD R9A08G046_SCIF0_CLK_PCK>; + clock-names =3D "fck"; + power-domains =3D <&cpg>; + resets =3D <&cpg R9A08G046_SCIF0_RST_SYSTEM_N>; + status =3D "disabled"; + }; + + i2c0: i2c@100ae000 { + reg =3D <0 0x100ae000 0 0x400>; + #address-cells =3D <1>; + #size-cells =3D <0>; + /* placeholder */ + }; + + canfd: can@100c0000 { + reg =3D <0 0x100c0000 0 0x20000>; + /* placeholder */ + }; + + cpg: clock-controller@11010000 { + compatible =3D "renesas,r9a08g046-cpg"; + reg =3D <0 0x11010000 0 0x10000>; + clocks =3D <&extal_clk>, + <ð0_txc_tx_clk>, <ð0_rxc_rx_clk>, + <ð1_txc_tx_clk>, <ð1_rxc_rx_clk>; + clock-names =3D "extal", + "eth0_txc_tx_clk", "eth0_rxc_rx_clk", + "eth1_txc_tx_clk", "eth1_rxc_rx_clk"; + #clock-cells =3D <2>; + #reset-cells =3D <1>; + #power-domain-cells =3D <0>; + }; + + sysc: system-controller@11020000 { + compatible =3D "renesas,r9a08g046-sysc"; + reg =3D <0 0x11020000 0 0x10000>; + interrupts =3D , + , + , + ; + interrupt-names =3D "lpm_int", "ca55stbydone_int", + "cm33stbyr_int", "ca55_deny"; + }; + + pinctrl: pinctrl@11030000 { + reg =3D <0 0x11030000 0 0x10000>; + gpio-controller; + #gpio-cells =3D <2>; + /* placeholder */ + }; + + sdhi1: mmc@11c10000 { + reg =3D <0x0 0x11c10000 0 0x10000>; + /* placeholder */ + }; + + pcie: pcie@11e40000 { + reg =3D <0 0x11e40000 0 0x10000>; + ranges =3D <0x02000000 0 0x30000000 0 0x30000000 0 0x08000000>; + device_type =3D "pci"; + #address-cells =3D <3>; + #size-cells =3D <2>; + /* placeholder */ + + pcie_port0: pcie@0,0 { + reg =3D <0x0 0x0 0x0 0x0 0x0>; + ranges; + device_type =3D "pci"; + #address-cells =3D <3>; + #size-cells =3D <2>; + /* placeholder */ + }; + }; + + gic: interrupt-controller@12400000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x0 0x12400000 0 0x20000>, + <0x0 0x12440000 0 0x80000>; + #interrupt-cells =3D <3>; + #address-cells =3D <0>; + interrupt-controller; + interrupts =3D ; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + , + ; + interrupt-names =3D "sec-phys", "phys", "virt", "hyp-phys", "hyp-virt"; + }; +}; diff --git a/arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi b/arch/arm64/boo= t/dts/renesas/r9a08g046l48.dtsi new file mode 100644 index 000000000000..f6f673abc01b --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3E R9A08G046L48 SoC specific parts + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; +#include "r9a08g046.dtsi" + +/ { + compatible =3D "renesas,r9a08g046l48", "renesas,r9a08g046"; +}; --=20 2.43.0 From nobody Sat Apr 4 07:50:08 2026 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 87392397E9A for ; Fri, 20 Mar 2026 10:49:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003803; cv=none; b=BQbxA1k2udYTGzkkQjEdOd+JDCq4PNAXNh6bhoBq0Qt237MYtfRSz7991w58d+51FqBZ4ExmRETWDqxHePmC49LrZbES9jBqAOGHD1xLdeQ+fLqlYIVbwZlJ25Oma1t4o0/UYiVD4yyMcxPf+avjJHmMCpANefxi63w4NgmBXC0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003803; c=relaxed/simple; bh=D2LAZiaCzjAqA8MVAC20lKcg9/hhLVdc6VrVZlNb/J0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Ps0uniigQK6aj4CzaMRFEQn0un1gpl9ZkQj4Nu3sD8Q2lxo1VyHb3p0r5Zc92AtuPL2JkecnWM6BxN5DizCGPJ9gRenCZOxV66WBKq7bS5XX+0MQYULBeemDr2NgBkQD1c1qhW4/yZFlb+9yGe5XQfd+FP6bYK0mOiVxuyO+kgA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BohSV/yW; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BohSV/yW" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-439c9bdc1eeso1643299f8f.3 for ; Fri, 20 Mar 2026 03:49:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774003797; x=1774608597; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GpksDKQgAp4PIeZFTolWKLEW3lYUJh5RtT8AQ7UhmHM=; b=BohSV/yW2s8GOehPDwFU3xB05RVFPA6jsO0VRCdEKtMxF2+RfEfNNWTLiFuLagKTHt zPQlvPN+GZiC9LbaYWB1xwmKZW411bAVjKIcJciOR6f4yToYyaxTVvPE9R4WtEFJDuLf LlC+Dsmo/tC6HelhJ+Q/hLbnOm3DljWHMj9O2hthYPmzsXVTGsu/KHvzyFHlijebrkPv HhwyzGvmNAmhi0khK+sW5Mh4UbbMW9+E/qul0UeS96KM1555xN+X7UkkILCWougkrLgo VvvBy/i5nJu5RVk8xPpmzzv+MsEYf5VYm5OzY2j1nFnpgJafjTxLjnh7vXUZa9SDYg2J +asw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774003797; x=1774608597; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=GpksDKQgAp4PIeZFTolWKLEW3lYUJh5RtT8AQ7UhmHM=; b=q9B5+4WSV/sD0YmeGgBnwTni9r0RwZzTY22CRsFrWOgFv+pad15O66XhPwlpkjABfd vRWXdyKUUC70a1BM3mFmzZma0olAZthrhCUX8xbg++jIq3R68FgkOxxKSZE2/k8/gAP9 bYSnoCJ4n0mNzbV2ulFd21qCuYf3tBPBtcrLZ18dOrvULT1zH3QM2Ca1R2XVWBy6iuWH 62nUsRB+PqH8VuRG/kqM7JkJqpfXX48mbFP5U9GXXCN8SXtHQwKqRD4j0q+X1hza+WQj +CQAE17Lykr04MwljKs0e7/cXhp0gb/hpmYIkxfbEnqHeMwzgm+urvJyNnMsfXm4I/xM 2XnQ== X-Forwarded-Encrypted: i=1; AJvYcCUnfI14LVGw3D44hL0L1NYvMIajeA1s8FXPgZCSbBxYVeUySQagwyXPL/osPeOzTsnSKlgc8aznwOKPJzU=@vger.kernel.org X-Gm-Message-State: AOJu0Yx8BVc+bTS9XS+cFGDH6rg/fJwYFCLbPQh5eDP4+XBZyKDMUopN nrZ6c1uu+TH0fpsshvMHDLgkcVOgrWWgg3UYlMj54/AJ2oVCiI18+VQ6dH88dQ== X-Gm-Gg: ATEYQzy+cdCflE83rLLQMnHEPDr19744bY3yrCBoYdAqeoJy+n9juFxBtk98GVrvGpO 8frJVqNczXb4imS15YzJhQqYIl+Yha7kWLZtQO5FTVfOls5qosKqyrYD0yPfBtlTeuBON8C5H1K Vb782eHkZBrNJngZGy2rMDIgNMKrogP6AFYlhw1Qls2FwwCpVdmtWW28ScjuG5l1c/9OrVAwZXk DY/56K8FeVd7rJW8U5XvGvBvuIf/sc0cAdKZaga1j4VzhkTYqPKw291RKrIpUe/5smwSeWHcH2u DrYgRThVuMrKcNFM6cIvQhjcp5/X53ScGmGEOG2vwE6AJ3WcV8Qt5lPuPIRWf3ct+81d8kAGD3G rYRZwLQT16gFCN883JiStwpIHswOwk2dQAGCsjeJ6WxtbYJnzs+4fsOcCaFKR/DtmDQbEdxQ2NY kcmUqSsWWcLdWvdzvQyHG7wrYpGHdlEj0= X-Received: by 2002:a05:6000:2484:b0:439:b59e:5e65 with SMTP id ffacd0b85a97d-43b64232888mr4507486f8f.6.1774003797052; Fri, 20 Mar 2026 03:49:57 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:5b93:d2b1:bc5c:9231]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b644ae619sm6203062f8f.5.2026.03.20.03.49.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 03:49:56 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v7 08/10] arm64: dts: renesas: Add initial support for RZ/G3L SMARC SoM Date: Fri, 20 Mar 2026 10:49:42 +0000 Message-ID: <20260320104950.42220-9-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> References: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add initial support for the RZ/G3L SMARC SoM with 2GB memory and extal clk. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v6->v7: * No change v5->v6: * No change v4->v5: * No change v3->v4: * Collected the tag. v2->v3: * No change. v1->v2: * Dropped gpio.h header file. --- .../boot/dts/renesas/rzg3l-smarc-som.dtsi | 20 +++++++++++++++++++ 1 file changed, 20 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi diff --git a/arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi b/arch/arm64/= boot/dts/renesas/rzg3l-smarc-som.dtsi new file mode 100644 index 000000000000..7c21afaee9bc --- /dev/null +++ b/arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi @@ -0,0 +1,20 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for R9A08G046L48 SMARC SoM board. + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/ { + compatible =3D "renesas,rzg3l-smarcm", "renesas,r9a08g046l48", "renesas,r= 9a08g046"; + + memory@48000000 { + device_type =3D "memory"; + /* First 128MB is reserved for secure area. */ + reg =3D <0x0 0x48000000 0x0 0x78000000>; + }; +}; + +&extal_clk { + clock-frequency =3D <24000000>; +}; --=20 2.43.0 From nobody Sat Apr 4 07:50:08 2026 Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 58F7B39902F for ; Fri, 20 Mar 2026 10:50:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003805; cv=none; b=uhdb3h9SMk2uvp3AtOmkfej/o2pMDtaN5gO6pOAn7OhBILrHGlMS9K+ZDsI8gYzYSZDIUYXIg3x+4x4W2TLC8tQYpKAKeuFluQn6zPxrWbDym8rD7qr3eWA0DTZ/AD0SAz731v72P5V8Wh4p6AIfIQcSsAWJrQe0EoC0dbI6JN8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003805; c=relaxed/simple; bh=lUF2Jqf0gYMvUtENXHw89bSUP7GP4cOx7g5VFrg9m3I=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=VQ5Vt7YVQjhfGcrJRNd+ppQxspnCeavej8Al3YjzTzuBRVrT0baxAVbePgeciKisYQGtAxbYi4ejST9THhI+kz0LydRUM3d9/PR6SRfHKBfHHYgIxHmCXxO51JTDibqFq7JJUOPePRjy+XKrTWXPT/ADYm/Xebt7UiE+bNW90wo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=c2mdK1gY; arc=none smtp.client-ip=209.85.221.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="c2mdK1gY" Received: by mail-wr1-f43.google.com with SMTP id ffacd0b85a97d-439b7c2788dso283017f8f.1 for ; Fri, 20 Mar 2026 03:50:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774003798; x=1774608598; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=LAC+GCqzsUO6cgBpnnDjaZ8vnx7qSKM8d1+qGYeOoSM=; b=c2mdK1gY9uHa3kMNdHopuLVC2I/gOiumSexNA0DU1ZK9Vzptk3DcXmiaLIfLjLnOJL O0AeTmaPMP1sr5pESr/Zb+ItTRMdabXNZ8j5qV2z08hsusBP/qqguY1/ZgCK3DTFge4Q RAcImIjmx9mQk62Hsn4bzCpKpqt3LID4WrKRJ/t1XSXv9c5fzkE0b9utco2rjW4UOXfi kbfwAby6qJ9cZronQ+zUxlM6MXZCaVvX7e8ZrqU/d1Cddt7i2LmLAT1pVksRp1bVyfaI zPTl6Ouaa8K2h0Lw9tdy5ASYySgV5yD7/nPwmUYJ7WpOyPTgejWU5ZZjKxrXVMN60d0D nv6A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774003798; x=1774608598; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=LAC+GCqzsUO6cgBpnnDjaZ8vnx7qSKM8d1+qGYeOoSM=; b=sBE80nbR0QHHG4CzUvfNz9Wx/6+9xPyq8NlHD84Z9sGfkWOwGw6ObrOrtKDls5qEbq JJW0gYGGLtQCAQQ+7IpL/5tH+ywhiBvXOHkOGMTLe1KKkqVLqSr8h/2/rQFZRnV/X+HC V/pULfF/8G8tFDrRFA8mbNmIJuSjg2MBQGXTxFLvdoHGunlRKYsXATY1g/sl+S+ndaX5 3RQdb1kePtUwmrxz47iXZRT3iuHfP63mobtbvZsJ2U/eVR/jky71sov9u9fZBzsqoCTQ Mn0MkDU8etIKsLjKd9Ert0JTduODRGEiG6cVhrQg3Bs8t1HSRysFbOXrEfWxpbNggjWh hA7A== X-Forwarded-Encrypted: i=1; AJvYcCXnUWboW7uiUUnWEPxi0Wl+KtxoEuOzzzRx3NRLRCsOZIvNiMO/4IGUz8/OrdRATUrdljSU7bKeyfIUtGQ=@vger.kernel.org X-Gm-Message-State: AOJu0YztNzSA786onWQqeLuMeIVjRBZVCub06vWLkqLkcRX5Hhvds2By a3IcavwDjCfiDyhfhQxKM93mU2EhBP4Qra14bOpPPe+L1wQt+gxIV+Vx X-Gm-Gg: ATEYQzwdamKN2vPwpNdY21d2lfK9oAPbnuadoErf5XAr0w8EqVV6JwcCUHRb2GXROtk AAl6iuf225rTg9v/Im81vF97KppE05GMRubMhQI676lzZw08yplBl7Sbt+zjCerU4+aEaP6FMve srYjYOpcHwPpy8IvBiaC61Q6C9One0WwoB4ZwAKHyAUFgJeLyvs4JyvT8RArTU7PbqMLd+9FxzZ ApggrVdY8ZkXn02YJpoNGuQEFtzJlnKd/FQVvK/q3xJUHPLkIw3SDu1t02sO1DY7aN9yaiW72LQ efJhjraEMhGLb6G4TacuBoUO1xtku4j8J7nfkRMp5o+aXE4n+SmAQmb/5sRPvvP68Pe9UuRDjok cZwTyupn/9nv+2yAo+H0lK6A6L6INkyj/Pg5ASl2hw209foA4NHN/hrAZV08P84j+JUpuOa2hQA wW67lEpB1jDItkXdRACyeijjsg5rKIwQM= X-Received: by 2002:a05:6000:2c0e:b0:43b:410d:c4b2 with SMTP id ffacd0b85a97d-43b6427d238mr4522308f8f.29.1774003797984; Fri, 20 Mar 2026 03:49:57 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:5b93:d2b1:bc5c:9231]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b644ae619sm6203062f8f.5.2026.03.20.03.49.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 03:49:57 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v7 09/10] arm64: dts: renesas: renesas-smarc2: Move usb3 nodes to board DTS Date: Fri, 20 Mar 2026 10:49:43 +0000 Message-ID: <20260320104950.42220-10-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> References: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The SMARC2 board DTSI is common to multiple SoCs. Move the USB3 nodes to the board DTS, as some SoCs (e.g. RZ/G3{S,L}) do not support USB3. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v6->v7: * No change v5->v6: * No change v4->v5: * No change v3->v4: * Updated commit description * Collected the tag v2->v3: * No change v1->v2: * No change --- arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts | 6 ++++++ arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi | 8 -------- 2 files changed, 6 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts b/arch/arm6= 4/boot/dts/renesas/r9a09g047e57-smarc.dts index 1ba50512f4ef..9e66f2179807 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts +++ b/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts @@ -264,7 +264,13 @@ &sdhi1 { vqmmc-supply =3D <&vqmmc_sd1_pvdd>; }; =20 +&usb3_phy { + status =3D "okay"; +}; + &xhci { pinctrl-0 =3D <&usb3_pins>; pinctrl-names =3D "default"; + + status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi b/arch/arm64/b= oot/dts/renesas/renesas-smarc2.dtsi index e2a34577a1a1..696a933af808 100644 --- a/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi +++ b/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi @@ -111,11 +111,3 @@ &sdhi1 { =20 status =3D "okay"; }; - -&usb3_phy { - status =3D "okay"; -}; - -&xhci { - status =3D "okay"; -}; --=20 2.43.0 From nobody Sat Apr 4 07:50:08 2026 Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9EDD2399354 for ; Fri, 20 Mar 2026 10:50:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003807; cv=none; b=FF6A44i1pBDEATCeZN1FQRs2ZaDlE6foMvZ6vDwOYtde4YZ446zf4AQoUlzdqm/FjPbFr0htzy748RN9H9zXFGLLwcejH55R3qeEdC93xQp55XqrHDPh+rjMJe5MD5HYUrV4jr+CDlfmLGS8ypXiCqS6kX1xKQSif6gguJJstUY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774003807; c=relaxed/simple; bh=PNKTzdrtAWiBT6BvQVGM2hId5XOrWv5D1PEL2Jf3qck=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=EjGHmwUhvmtKWpnMzSMeA2KNysr2NKYrbZ3AVH7kbdMMEmhMF6CcvAY1DDWBM+sFCYz++ieowqfoFyCeW2TXFlWmyTM7SfqUrWVCvH/f94pDlXi0BwS4NjcRMMdKw3gr2zyzzMBeX1BhsIwDcJ8sVawDztBYL24QbRzYcVMuiVc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=N3pQwizO; arc=none smtp.client-ip=209.85.221.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="N3pQwizO" Received: by mail-wr1-f43.google.com with SMTP id ffacd0b85a97d-43b4f48c47cso373101f8f.0 for ; Fri, 20 Mar 2026 03:50:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1774003799; x=1774608599; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=FU589jD2JKROuFlCbIY16RQahML1VqnyV6oSI6Eb8AE=; b=N3pQwizOLgI+1bSWCvEj/dB0+4tbHwFq6hjBx9d6/cOn5Finm1hPBegzUmOkgVf6/3 klH6/pKzlJlfM6p13+pqk7iriQpsf2CKicBU4It25V2xinNJHGa5ep4Zd0wL2p26P8tj OCByMeb7L6pgYNkNsuXDbMfqcF/OCQufryja3RT1bOhfsYJcQvUma1kMOGtZcsStiwXE X3Dar/PDl1ZKTBlpYygTQ6ZOvUz08O06c9M+FOFzDHmzfA+uo5kXotvuXDs9ICaTMuJp CknJCm+PmogK5eAdwqmzoZ+WpdHOg9/YiNWSokalHEtqJA1I2YEpJ8ZHWFZmyhsrrDw7 NxCw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774003799; x=1774608599; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=FU589jD2JKROuFlCbIY16RQahML1VqnyV6oSI6Eb8AE=; b=POzyqmZh/Dd0vwyEZpInNYRNZ0Ia8uk1g8fxTm7Jd/4KUr6D7x+Flm8a8rRVUsaI/2 n6R3bPIqAOKZYFCk7IUw7AOwx7/HhR/SzkMLvB9B6Eh2FPbXf99g1n+sJSo2MYefGmnS U+zNRqSW57p4Y3EhJuFp3Snci03d6OYoQs/ocLWjTpaTWL81c0o+c5ZTgLiAKmC30RJv sA1q83Ndq5qfanS832GOFgYJ77+FM1UWqUyZyMg2P8ZSphwpL+3UyKOBJviD6wMDbZ72 4NeHEZf3UcoxtOxWh4voRdySk/oeX+2bN5/007rCod3Hr/sYpGdq55Ihq+rroCE2BGjn b9tw== X-Forwarded-Encrypted: i=1; AJvYcCW6pV582r3JT9tF2WIa+L5vV2xTSxy6R7xKs7KVR5ht6HBh1Tcu4E9Nw77gLwz82tm/UGaBttshDS3hc6I=@vger.kernel.org X-Gm-Message-State: AOJu0Yzt6mh9TU13W86KiXL+yUcLHhHV5ivtt3+VJ0MSgky1D5IrsMiL wy9cneCpp5vBwjWb0PtpHPEndgzOlOfHxmpn60Yd/Ip0ixWjS8WA9mWe X-Gm-Gg: ATEYQzw6Jz3Myn4y2oT15conDVJb7kFrN7OnWH3QbaFXl5G9J+XKQiDDgnUhCKj5qk0 B33Hc9NfOjG6JdS+kRSV9I1G0oy0LfBAsOwnDn/nBrW6Xjx1A+Dd/FcxuQIpFHut+E3wYZ9mIW0 LWrbJpL4KSxAILF2cXCrdbYVE4GqSXjUTfwYFZBMyxMYA/zJ5TjytyASz8NBI9IQUZsVrlpkZK6 7VIDpNywDDxsA040ljBod5DvK2HtgazIDO9a5H7JCCvCFOkHE0U4Xluzud0N88QyKgUdBiibJOC anzIggbYjMZXoWJmtQVTUQUjHJXsn8ynhfq0pQXUPGBuKGyJ7EenvO9G39vcSH6zuMRDjhsOCzV yBFpJEuQR29a3Al+fW82fHyCoBp8nw9x0HP84gwyt8Iz6s9FIL5n6/v21Rb+xSIT7BlXMItY/M2 /4Nv08N6G1+Glq1ZOe8lemvQM7p0cg9qY= X-Received: by 2002:a05:6000:290d:b0:439:d242:e8fe with SMTP id ffacd0b85a97d-43b64242fddmr4539113f8f.11.1774003798606; Fri, 20 Mar 2026 03:49:58 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:5b93:d2b1:bc5c:9231]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b644ae619sm6203062f8f.5.2026.03.20.03.49.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 03:49:58 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v7 10/10] arm64: dts: renesas: Add initial device tree for RZ/G3L SMARC EVK board Date: Fri, 20 Mar 2026 10:49:44 +0000 Message-ID: <20260320104950.42220-11-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> References: <20260320104950.42220-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add the initial device tree for the Renesas RZ/G3L SMARC EVK board. Added placeholders to avoid compilation error with the common code in renesas-smarc2.dtsi. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v6->v7: * No change v5->v6: * No change v4->v5: * No change v3->v4: * Collected the tag v2->v3: * No change. v1->v2: * Dropped scif node as it is already included in common platform file. --- arch/arm64/boot/dts/renesas/Makefile | 2 + .../boot/dts/renesas/r9a08g046l48-smarc.dts | 37 +++++++++++++++++++ 2 files changed, 39 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts diff --git a/arch/arm64/boot/dts/renesas/Makefile b/arch/arm64/boot/dts/ren= esas/Makefile index d4dfb7fd973b..76df20d2fd29 100644 --- a/arch/arm64/boot/dts/renesas/Makefile +++ b/arch/arm64/boot/dts/renesas/Makefile @@ -179,6 +179,8 @@ dtb-$(CONFIG_ARCH_R9A08G045) +=3D r9a08g045s33-smarc-pm= od1-type-3a.dtbo r9a08g045s33-smarc-pmod1-type-3a-dtbs :=3D r9a08g045s33-smarc.dtb r9a08g04= 5s33-smarc-pmod1-type-3a.dtbo dtb-$(CONFIG_ARCH_R9A08G045) +=3D r9a08g045s33-smarc-pmod1-type-3a.dtb =20 +dtb-$(CONFIG_ARCH_R9A08G046) +=3D r9a08g046l48-smarc.dtb + dtb-$(CONFIG_ARCH_R9A09G011) +=3D r9a09g011-v2mevk2.dtb =20 dtb-$(CONFIG_ARCH_R9A09G047) +=3D r9a09g047e57-smarc.dtb diff --git a/arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts b/arch/arm6= 4/boot/dts/renesas/r9a08g046l48-smarc.dts new file mode 100644 index 000000000000..86db86335d5e --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts @@ -0,0 +1,37 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3L SMARC EVK board + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; + +/* Add place holder to avoid compilation error with renesas-smarc2.dtsi */ +#define KEY_1_GPIO 1 +#define KEY_2_GPIO 2 +#define KEY_3_GPIO 3 + +#include +#include +#include "r9a08g046l48.dtsi" +#include "rzg3l-smarc-som.dtsi" +#include "renesas-smarc2.dtsi" + +/ { + model =3D "Renesas SMARC EVK version 2 based on r9a08g046l48"; + compatible =3D "renesas,smarc2-evk", "renesas,rzg3l-smarcm", + "renesas,r9a08g046l48", "renesas,r9a08g046"; + + aliases { + serial3 =3D &scif0; + }; +}; + +&keys { + status =3D "disabled"; + + /delete-node/ key-1; + /delete-node/ key-2; + /delete-node/ key-3; +}; --=20 2.43.0