From nobody Mon Apr 6 09:13:13 2026 Received: from mail-ej1-f53.google.com (mail-ej1-f53.google.com [209.85.218.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 25AB4374180 for ; Fri, 20 Mar 2026 08:10:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773994221; cv=none; b=RohiPJlWQmbWj8+45MQgcXtuX8yAc2kQ5Nm2e75Urt7Pw67EzXfKVd1l/BeYFnBPsnYjzNrjZKve0X8e7UJX6oZ4d2Vb1xiRCsdCoQMh38Qp0RFsdMl1C9zciy2Tbu9ut6smCLJTEV5CTbKU5noMIxPJrxYUY61gnoGl+3Pf99k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773994221; c=relaxed/simple; bh=ZVeEkBuycOCd0nHZagbGIipxk4V8apZYhSoIWrKgIxI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=sjoWpY/MnwJ08dMRBlagR3SkmmBwFd7apK/7ZZmFX0P1LDtAM5UQB7WvxV0+SA+aBig7OF+Za7cubnSdW/JiayiWixt9cMpuJN1hBES4DOF+lQW1ScMF2XCt9V0v5fKZi+rY/Ut9H8HQqpPocnnUNk4VPFjLfDXK0RoJ7vRpg/c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=wHMQTAaS; arc=none smtp.client-ip=209.85.218.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="wHMQTAaS" Received: by mail-ej1-f53.google.com with SMTP id a640c23a62f3a-b980785a0bfso261260966b.3 for ; Fri, 20 Mar 2026 01:10:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1773994217; x=1774599017; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ithYjobQzMm/Lyd/lLjuU39YHOTs+QgqcfOEAIdEfwc=; b=wHMQTAaSD1Y0EbCxYN9+uCyj/Mkl2zKQu95II8JM9MaEsCBxonp6RvPCziwCA+vouy qy30y20vD6iaLX0j3Rt0jSLkJlCc6caimWPAEDkl2amm0uXl9Aa569NtiLPY9Yo0I+/k 7hwt9iVk4fu5D6mXjLFQ7KiaGrINtueKNqq5uO4Nms1+NcqEDgmO+D9UJtcRhU07pWR3 gMhIXjxG1Gbk8C1enWJZuo378JymQXkTWZlVKe6yOPhCqkTx8r7Crs1kur0URUaAR1uD cYRQ+5V+sYLmwPi5wJwVfI6duf3SSRkl07FDX5vQl08ItPUUEv6WKxPLVS6SU+jPcjSU VYrw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773994217; x=1774599017; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=ithYjobQzMm/Lyd/lLjuU39YHOTs+QgqcfOEAIdEfwc=; b=LE7kh1KVcV5OWwQUzTP1EV3j1GmoLWch/TBRcyul5SJ3HIXGD/omvHFgVWUfExoI6A R+61Y5GIzIND3CrM2TqKTMCiy7No11unN4QMhS7nsgU8ZXQ36Og2ocu4txxW0ymyi7IT T/2W1Yp+VTAZaBK+uwUL2RtQPddtK8wfxPUYCyr43OxuBXnH4GdcUti7t4G1f+COAYKp XJpyN0AGkOzhcEf3yj3vo2Lb2t4gS1X506fQZQNUn2Ut5bCu8wES+BGbyRkOmwKRWOz6 sfREDgYU6rZ/5RFulDmFKYjnzW9/BQzsmLxp6L87j+E9kBiEMxGiw8EMosN93adxzTBi GVEg== X-Forwarded-Encrypted: i=1; AJvYcCWIFg1Fa+0hJpI6MJewymudzt0Wt8D4uidLu9wOCPugTf7RXubrDevFHmp1MXEDeg6bZa7sepC27mSZV4Y=@vger.kernel.org X-Gm-Message-State: AOJu0YwCleC2uhvgINMn4H7pe4I8h+PAuVfumcIQguVI9n1kLYkq7SKa YzPGumrJsTZmIv9tarll7CeEZbX6AujH6sMnLUbpXXNZij8otZqVy6ZRzFRXbQNCR1s= X-Gm-Gg: ATEYQzxSOx4lQBMxn1ri/n0R6bmIVuspItZeq7tqP04w/44GDB0jnljNZLjk403PO7F AuwJdXf2OnYh98SSV38OaEGr5fE/W4Jp1mGmszRSj9R+6iPrgsog7BDzL5D0A7FExX9hXdc2sNW pr6fwkmMAuCxtYnVqi54RI8unNV9khTJ0wQgtzjox1MmkXOK9JHtTekwiqwuPilDzkPsKRvTMIH L7kYvnfx8uAHCZ1AbNAVdoejiPZQoMn6Rtfqr/e/4MtC9tXRFalt0gH+nCV1Yehog8vx4hf76xw 8KbNwPNitves/bEePBDLAb2/Q4cLxTvxR/Nr5Ec3Izr68X7qi3cUZlZBVRU5mvOfgAqtxIKTHgy r9bl8yZE0MEIPZ/BTtFOniBZzfSK2B3U7rq4iZVRY3lUAkmvNITdtxi/yZmKq8H17+FuFmirjGt T5vbsm9/tWDE5QusBz9VseuRIRAGquW8mNM+iXroN/TvAPXELOLdYiNzcjMAIfkGglkPX4M+Rj1 eRk9Q== X-Received: by 2002:a17:907:8709:b0:b93:81e7:845a with SMTP id a640c23a62f3a-b982f0c8097mr103281066b.9.1773994217357; Fri, 20 Mar 2026 01:10:17 -0700 (PDT) Received: from [172.16.220.101] (144-178-202-139.static.ef-service.nl. [144.178.202.139]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b9832f43b5csm121016466b.1.2026.03.20.01.10.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 01:10:16 -0700 (PDT) From: Luca Weiss Date: Fri, 20 Mar 2026 09:09:50 +0100 Subject: [PATCH v2 2/3] arm64: dts: qcom: milos: Add CCI busses Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260320-milos-cci-v2-2-1947fc83f756@fairphone.com> References: <20260320-milos-cci-v2-0-1947fc83f756@fairphone.com> In-Reply-To: <20260320-milos-cci-v2-0-1947fc83f756@fairphone.com> To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-i2c@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1773994215; l=5346; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=ZVeEkBuycOCd0nHZagbGIipxk4V8apZYhSoIWrKgIxI=; b=JvH1cpPA8oAB8wBpZ+RQhMJ3ATTOrVsaqMgDVWm1E4tLVLdRVAMlKGR2U9b260cJctET0aTxJ X7F7wCWFdwPBc8CtVMlr4T0zpcbUeUWgn+O6r3BbeQx86wDFRryg8/D X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Add the nodes and the pinctrl for the CCI I2C busses on the Milos SoC. Signed-off-by: Luca Weiss --- arch/arm64/boot/dts/qcom/milos.dtsi | 194 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 194 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/milos.dtsi b/arch/arm64/boot/dts/qcom= /milos.dtsi index 35248fa30747..4dbcd0147587 100644 --- a/arch/arm64/boot/dts/qcom/milos.dtsi +++ b/arch/arm64/boot/dts/qcom/milos.dtsi @@ -1742,6 +1742,72 @@ videocc: clock-controller@aaf0000 { #power-domain-cells =3D <1>; }; =20 + cci0: cci@ac15000 { + compatible =3D "qcom,milos-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac15000 0x0 0x1000>; + interrupts =3D ; + power-domains =3D <&camcc CAM_CC_CAMSS_TOP_GDSC>; + clocks =3D <&camcc CAM_CC_SOC_AHB_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_0_CLK>; + clock-names =3D "soc_ahb", + "cpas_ahb", + "cci"; + pinctrl-0 =3D <&cci0_0_default &cci0_1_default>; + pinctrl-1 =3D <&cci0_0_sleep &cci0_1_sleep>; + pinctrl-names =3D "default", "sleep"; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + cci0_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci0_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci1: cci@ac16000 { + compatible =3D "qcom,milos-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac16000 0x0 0x1000>; + interrupts =3D ; + power-domains =3D <&camcc CAM_CC_CAMSS_TOP_GDSC>; + clocks =3D <&camcc CAM_CC_SOC_AHB_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_1_CLK>; + clock-names =3D "soc_ahb", + "cpas_ahb", + "cci"; + pinctrl-0 =3D <&cci1_0_default &cci1_1_default>; + pinctrl-1 =3D <&cci1_0_sleep &cci1_1_sleep>; + pinctrl-names =3D "default", "sleep"; + status =3D "disabled"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + cci1_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci1_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + camcc: clock-controller@adb0000 { compatible =3D "qcom,milos-camcc"; reg =3D <0x0 0x0adb0000 0x0 0x40000>; @@ -1989,6 +2055,134 @@ data-pins { bias-pull-up; }; }; + + cci0_0_default: cci0-0-default-state { + sda-pins { + pins =3D "gpio88"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio89"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci0_0_sleep: cci0-0-sleep-state { + sda-pins { + pins =3D "gpio88"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio89"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci0_1_default: cci0-1-default-state { + sda-pins { + pins =3D "gpio90"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio91"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci0_1_sleep: cci0-1-sleep-state { + sda-pins { + pins =3D "gpio90"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio91"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci1_0_default: cci1-0-default-state { + sda-pins { + pins =3D "gpio92"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio93"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci1_0_sleep: cci1-0-sleep-state { + sda-pins { + pins =3D "gpio92"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio93"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci1_1_default: cci1-1-default-state { + sda-pins { + pins =3D "gpio94"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + + scl-pins { + pins =3D "gpio95"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-up =3D <2200>; + }; + }; + + cci1_1_sleep: cci1-1-sleep-state { + sda-pins { + pins =3D "gpio94"; + function =3D "cci_i2c_sda"; + drive-strength =3D <2>; + bias-pull-down; + }; + + scl-pins { + pins =3D "gpio95"; + function =3D "cci_i2c_scl"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; }; =20 apps_smmu: iommu@15000000 { --=20 2.53.0