From nobody Thu Apr 2 18:49:24 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6AACB3A4523 for ; Fri, 20 Mar 2026 11:16:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774005419; cv=none; b=qcp+lauBtH3B9dY23TfwyIaM6J51ZE6REavlZGaq7WFdFslmh31E4OQoilpnkFhUyy7d+Z6ScIQAdqQV3KHm0XNMDdRqV1QnEXPlsTaxiDU6amce+MW9hK8SkhUVd/0zZoyZ58lSSIXl4Kc6Q3UviAgaQPAfSi1QnunZENCSTnA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774005419; c=relaxed/simple; bh=GxedIxLixGV8WNQD/M5ytzpbojWv42g+r0q5VzktbHw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ABRq41jv5iqRgdV0Wr9NSbzuW2au1qfcPCmKb6+CHt5KoAsCUPYiycG7kqvkchIwue+vW/mXTMcy1AsZaSrApHT+e3WZtg1A2Ikywp6CtK1sS2IRFY8OGFxcRichvQhnE3xCrP2X865lwJ7/IQwZA+Qp8VAVscU0tXKrFzCvx/o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=lAwPxK0e; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=HU/nD++r; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="lAwPxK0e"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="HU/nD++r" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62KA7vWX3348241 for ; Fri, 20 Mar 2026 11:16:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= tgLvN27Gi3di4bgLo9Y8nlxabXNv7m6EoUNXUYS2lbg=; b=lAwPxK0exZNpB+u0 qn2jgWLcVtCoI8ybiqF6gYq+0qm3LQEmgB2kMAP0+XRv5Jyegw7+Pmte/Cikw/Bt jnwuAXMQ9PplM5SoC28bVNZT2c6PovK87yc9yg3WjTLywam7yj83bhrVO6zJWnXf n4EEunV4JBSdZCcTVc9kosBM8j7eck992KFPRUUJFbKq5AtfidqLiXUN/qXmDhvq 2V7Ifz96CHTF8uxSStJLTUd3WtdFRosGNpUkc7VPgRMo8+7VFNmeU9PUo+z+OCER /6EOw+2CTQpfzgiJIB5OOzcYTFGZbO78uHlyz7zRO8NBtrVbySpy4pX64izds4ly 6QLW7Q== Received: from mail-qt1-f198.google.com (mail-qt1-f198.google.com [209.85.160.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d1479r4pp-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 20 Mar 2026 11:16:56 +0000 (GMT) Received: by mail-qt1-f198.google.com with SMTP id d75a77b69052e-50b317c40acso91189711cf.1 for ; Fri, 20 Mar 2026 04:16:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774005416; x=1774610216; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=tgLvN27Gi3di4bgLo9Y8nlxabXNv7m6EoUNXUYS2lbg=; b=HU/nD++rjiph6Ag3ZEduSAcoUIcMo2QWGdc2H3NsL6PfSfw+B1eREf31A703+pC14Z c5vDakLTv4NGc/TAlZi/MmlT3896ovhjHP7395Pq1sQhFbG+9J5WQmIzkWByik83Svkk T/fnwuCw+EDerbiCFvmBvEeAai9NdYmf9EiswD0nMR6tnJTp/82jVK0Kod1faqMZ/451 ETZ+qOp45HlbwgNgcvRDTvU8diUMj10aoZ5GmJtQxqn0BFz3N/YksWHWG82CynN0AJAF iqfzchTwdpxxSqyN/AY5XrtS51Ct+nbOseH2YYY6nTc5gILZTduiU88LVuvSLWJhRq8n W0nQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774005416; x=1774610216; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=tgLvN27Gi3di4bgLo9Y8nlxabXNv7m6EoUNXUYS2lbg=; b=dhEweWTaqJwFxq4lIIHVEphjrAKkF2tWHL/drunJGIuJ9DH9WFik3EDtCt2RY8dtz1 S6lEOnPryeDjbhO/aZv2QIQpPtYdU9QtYMVrYK2dq4Xj8+F2GziJcR28hPSVNJIj5O4B /kdEYPXS54FxZWBUXNEOG7dTQHoell/HAM9+P9q9bK5GXHnAuZ4yDrm6EDuoDgDtT9zJ xKyRPip3ovYuoY+T93q8dQ+ib/dMzgZ5iRHi+MXuG7aM/tYZTnf9LgHgTBddrTCEl8zM 0SliVkgDeFX+9fjIyW9vm7UGry3cgaLB1GK5RzDYNN2FkkDOh0Un+ljOgn7e5W1LS/Zt e6pQ== X-Forwarded-Encrypted: i=1; AJvYcCURXpuZYtjK/v+HJ34FnpVbRppOQ4cbtERWQFiyGMQvDcjJANenEk3TKSmSoIgUWOXn0OfaA0Fec5Ixtms=@vger.kernel.org X-Gm-Message-State: AOJu0YyWHHHDrhAF6RNgx0NoIZEYvRgtK+hsDpwAkqde4Sw9uT0wmaJt dJw/TAYimE/XM7nq3kDzlP7jq21BF+CbMo2J/V3WJKL5R/1Gto4qMeYq61F1KdNsTwAY4fbZUzU mRLEwzD2PP2rWkpfTTRc3WRKC2nP+EBlYJg23UaJrROGJI8Coq2xcpj3h5qH2/H56tSo= X-Gm-Gg: ATEYQzwnm04UrED+0hziQA4CanIRtmfltCxQfucp56xpH/tmnLKsJAQbR5uwocA/TDi A9BlmC2FQdphLrJyzIWNsrdhXdNCDSFvZiT5F7KWzxKWO4cdY5g+Bx98TRK1H1fp/Uq4oydcgel 2/MLsAmhwchr6X/n5C8Cxz9/opgJ+XpaAHzbgtyjnZmUdE3DG0OWsiPff4PS/l5SkZlgs/rmfWP fzAL0AR4wCJGb2cXUeSBX1y6FxrHfkIlKyGjcUQQQpTMH+j5xYnR7+nWEfG54QwjMGvm1TRn8qo /qsFgnuPaRyuRJn0zO4MjErqRWILqu2AUGxlUUgr9W5pbD0GQKD9CWvKK7jzp/vIO0m9lby6hrB MottBICQrTFuQuKLKpxZ0H0dQyTg= X-Received: by 2002:ac8:57c1:0:b0:50b:3df1:e5d0 with SMTP id d75a77b69052e-50b3df1e7femr13483611cf.49.1774005415392; Fri, 20 Mar 2026 04:16:55 -0700 (PDT) X-Received: by 2002:ac8:57c1:0:b0:50b:3df1:e5d0 with SMTP id d75a77b69052e-50b3df1e7femr13483021cf.49.1774005414680; Fri, 20 Mar 2026 04:16:54 -0700 (PDT) Received: from hackbox.lan ([82.79.95.133]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b6470b1f7sm5905898f8f.25.2026.03.20.04.16.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 04:16:53 -0700 (PDT) From: Abel Vesa Date: Fri, 20 Mar 2026 13:16:43 +0200 Subject: [PATCH v7 1/2] arm64: dts: qcom: glymur: Describe display-related nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260320-dts-qcom-glymur-crd-add-edp-v7-1-ca415560447e@oss.qualcomm.com> References: <20260320-dts-qcom-glymur-crd-add-edp-v7-0-ca415560447e@oss.qualcomm.com> In-Reply-To: <20260320-dts-qcom-glymur-crd-add-edp-v7-0-ca415560447e@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Pankaj Patil , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Konrad Dybcio , Dmitry Baryshkov , Abel Vesa X-Mailer: b4 0.15-dev-7ae85 X-Developer-Signature: v=1; a=openpgp-sha256; l=14309; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=eSW0sJloKa1qOFRHolXg8m8qlEqvGb7Sz+MtP06W4z8=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBpvSyg5CqYLUTfNC6PGhhRuwqlfoCrNh0Rj78k+ mDNIWR55N6JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCab0soAAKCRAbX0TJAJUV VuSnEADFrXFIptL8cOkROnoFnaPXcVrY71ovm2klR/LCWxbD4G+6ypsWRgW0C/0xyR1RrSKnT9U aYtQ6FDUlP51PLKbo/2WOWGT+4dgoUSaRpPHAib+86ZAeh+j7zpMxPjdayNpt9XVgo1pMLy5KZJ F2GBvwN0NUaNr7mP0rLTFoWKCoLtVabUQH902yE8Wtn+MOyqMyGYIos6OQjR1+2yMutY3P0Z2ks LrPpkQ0xwZoORrljfg33g/HtWIGBqvPowPQbtlim1rbM1Bdz+QSshhO79y7ksC89IC0OQ5ZsxEY TkEHGtiVcysOryBApUqVPfR0tZ+9yFRF4o3i0yG3yGAEiCUX+2wJ9G7CgFOxjlPytLO3KDMwIiT KMZn5mjmA1AVXohOOlK6pkTWno2wDIAutR9f55coDppYhjc0I597cJjrfmH8793GU6JdfBqs5i/ 7TpAsbNzgPzs/jkcKPpwhy2yo320ePek76BCpt3LWoDR+/a3liWK7XpVbhxamyFj5n6yfmpZghf wSwSzRhDMAt09308pE5GbgVH5XNSL5cH0UW9Woy6bL+W1HSPztmZdlyXNjyOHLL3BlTC/sGujTV CigXU7a8wZZ5+usN/2tTAiSbi6L/eDDtDKdmBIUfdUwDLUpugCzNgtywBsu+HTgmD2W2IcfggOi xbjXYqjQJaYyVoA== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-GUID: g3nwXLay4qGN-d8SGmAriB-TYD6IHcD_ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzIwMDA4OCBTYWx0ZWRfX4aOtZVSZJkfw x0PRcK11JDWnrYRHucQaMFs4KQwqeKhsuyGDL+3MQ153MRKiUb/LUjC9sTQGiMw5/vzHgVrR/fx hiX3BI5WFIgaNb+CMA9mn+oQ9jCsqW4hiQDYytwpRjSw8rHTLCd+h1iXbBQ0Ujrvx0KwqfbnKSF 70Pmlkf1HtpkpvoeKh2XnwfiVWmEXFmgFeBqxDRxmrscli1DJNBtQXmR1aTaiao0d3Yt5MGwjok LNVnmC0/YP64TsVf9xV14tzkeROfdazWnRYgLqGyIsw3m9ZNo4b8kA9ujS6ikwCgK88I5P/tBdS 7KrNglVX1BhfJ/kPRh+WWK9qAMBZ4ncoSsBa0oofrPGl2nCkQLVmA3OVmJPi/2GQrp/G5LgSu4W urYCUCZdxRO1bN1rOGWHsnyljB3ILZ/qVe5Mspap+5zUV5xvseZlqcnWflwtCEZXl1XAL7jfMsc SNFo2h948gJsqMn8C7Q== X-Proofpoint-ORIG-GUID: g3nwXLay4qGN-d8SGmAriB-TYD6IHcD_ X-Authority-Analysis: v=2.4 cv=fOo0HJae c=1 sm=1 tr=0 ts=69bd2ca8 cx=c_pps a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=iKs3dpp2RB4k51ZqCjcyjQ==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=Nt3j2eaCHLMPKZ4rhccA:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-20_02,2026-03-19_05,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 suspectscore=0 phishscore=0 malwarescore=0 spamscore=0 adultscore=0 priorityscore=1501 bulkscore=0 clxscore=1015 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603200088 From: Abel Vesa The MDSS (Mobile Display SubSystem) on Glymur provides four DisplayPort controllers. Describe them together with the display controller and eDP PHY. Also add the combo PHY link and vco_div clocks to the display clock controller, and connect the PHYs and DP endpoints in the graph. Signed-off-by: Abel Vesa Reviewed-by: Konrad Dybcio Reviewed-by: Dmitry Baryshkov Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/glymur.dtsi | 466 +++++++++++++++++++++++++++++++= +++- 1 file changed, 458 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qco= m/glymur.dtsi index 641707ba1e78..7679e32008bf 100644 --- a/arch/arm64/boot/dts/qcom/glymur.dtsi +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi @@ -2367,6 +2367,28 @@ usb_mp_qmpphy1: phy@fa5000 { status =3D "disabled"; }; =20 + mdss_dp3_phy: phy@faac00 { + compatible =3D "qcom,glymur-dp-phy"; + reg =3D <0x0 0x00faac00 0x0 0x1d0>, + <0x0 0x00faa400 0x0 0x128>, + <0x0 0x00faa800 0x0 0x128>, + <0x0 0x00faa000 0x0 0x358>; + + clocks =3D <&dispcc DISP_CC_MDSS_DPTX3_AUX_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&tcsr TCSR_EDP_CLKREF_EN>; + clock-names =3D "aux", + "cfg_ahb", + "ref"; + + power-domains =3D <&rpmhpd RPMHPD_MX>; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + usb_0_hsphy: phy@fd3000 { compatible =3D "qcom,glymur-m31-eusb2-phy", "qcom,sm8750-m31-eusb2-phy"; @@ -2434,6 +2456,7 @@ port@2 { reg =3D <2>; =20 usb_dp_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp0_out>; }; }; }; @@ -2507,6 +2530,7 @@ port@2 { reg =3D <2>; =20 usb_1_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp1_out>; }; }; }; @@ -3683,6 +3707,7 @@ port@2 { reg =3D <2>; =20 usb_2_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp2_out>; }; }; }; @@ -4047,20 +4072,445 @@ usb_mp: usb@a400000 { status =3D "disabled"; }; =20 + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,glymur-mdss"; + reg =3D <0x0 0x0ae00000 0x0 0x1000>; + reg-names =3D "mdss"; + + interrupts =3D ; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&hsc_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&dispcc DISP_CC_MDSS_CORE_GDSC>; + + iommus =3D <&apps_smmu 0x1de0 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,glymur-dpu"; + reg =3D <0x0 0x0ae01000 0x0 0x93000>, + <0x0 0x0aeb0000 0x0 0x3000>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + operating-points-v2 =3D <&mdp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + + port@4 { + reg =3D <4>; + + mdss_intf4_out: endpoint { + remote-endpoint =3D <&mdss_dp1_in>; + }; + }; + + port@5 { + reg =3D <5>; + + mdss_intf5_out: endpoint { + remote-endpoint =3D <&mdss_dp3_in>; + }; + }; + + port@6 { + reg =3D <6>; + + mdss_intf6_out: endpoint { + remote-endpoint =3D <&mdss_dp2_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-156000000 { + opp-hz =3D /bits/ 64 <156000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-205000000 { + opp-hz =3D /bits/ 64 <205000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-337000000 { + opp-hz =3D /bits/ 64 <337000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz =3D /bits/ 64 <417000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz =3D /bits/ 64 <532000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-600000000 { + opp-hz =3D /bits/ 64 <600000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + + opp-660000000 { + opp-hz =3D /bits/ 64 <660000000>; + required-opps =3D <&rpmhpd_opp_turbo>; + }; + + opp-717000000 { + opp-hz =3D /bits/ 64 <717000000>; + required-opps =3D <&rpmhpd_opp_turbo_l1>; + }; + }; + }; + + mdss_dp0: displayport-controller@af54000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0xaf54000 0x0 0x200>, + <0x0 0xaf54200 0x0 0x200>, + <0x0 0xaf55000 0x0 0xc00>, + <0x0 0xaf56000 0x0 0x400>, + <0x0 0xaf57000 0x0 0x400>, + <0x0 0xaf58000 0x0 0x400>, + <0x0 0xaf59000 0x0 0x400>, + <0x0 0xaf5a000 0x0 0x600>, + <0x0 0xaf5b000 0x0 0x600>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_0_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_0_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + remote-endpoint =3D <&usb_dp_qmpphy_dp_in>; + }; + }; + }; + + mdss_dp0_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-675000000 { + opp-hz =3D /bits/ 64 <675000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + + mdss_dp1: displayport-controller@af5c000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0xaf5c000 0x0 0x200>, + <0x0 0xaf5c200 0x0 0x200>, + <0x0 0xaf5d000 0x0 0xc00>, + <0x0 0xaf5e000 0x0 0x400>, + <0x0 0xaf5f000 0x0 0x400>, + <0x0 0xaf60000 0x0 0x400>, + <0x0 0xaf61000 0x0 0x400>, + <0x0 0xaf62000 0x0 0x600>, + <0x0 0xaf63000 0x0 0x600>; + + interrupts-extended =3D <&mdss 13>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp1_in: endpoint { + remote-endpoint =3D <&mdss_intf4_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp1_out: endpoint { + remote-endpoint =3D <&usb_1_qmpphy_dp_in>; + }; + }; + }; + }; + + mdss_dp2: displayport-controller@af64000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0x0af64000 0x0 0x200>, + <0x0 0x0af64200 0x0 0x200>, + <0x0 0x0af65000 0x0 0xc00>, + <0x0 0x0af66000 0x0 0x400>, + <0x0 0x0af67000 0x0 0x400>, + <0x0 0x0af68000 0x0 0x400>, + <0x0 0x0af69000 0x0 0x400>, + <0x0 0x0af6a000 0x0 0x600>, + <0x0 0x0af6b000 0x0 0x600>; + + interrupts-extended =3D <&mdss 14>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_2_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_2_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + mdss_dp2_in: endpoint { + remote-endpoint =3D <&mdss_intf6_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp2_out: endpoint { + remote-endpoint =3D <&usb_2_qmpphy_dp_in>; + }; + }; + }; + }; + + mdss_dp3: displayport-controller@af6c000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0x0af6c000 0x0 0x200>, + <0x0 0x0af6c200 0x0 0x200>, + <0x0 0x0af6d000 0x0 0xc00>, + <0x0 0x0af6e000 0x0 0x400>, + <0x0 0x0af6f000 0x0 0x400>, + <0x0 0x0af70000 0x0 0x400>, + <0x0 0x0af71000 0x0 0x400>, + <0x0 0x0af72000 0x0 0x600>, + <0x0 0x0af73000 0x0 0x600>; + + interrupts-extended =3D <&mdss 15>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_PIXEL0_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX3_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC>; + assigned-clock-parents =3D <&mdss_dp3_phy 0>, + <&mdss_dp3_phy 1>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dp3_phy>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp3_in: endpoint { + remote-endpoint =3D <&mdss_intf5_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp3_out: endpoint { + }; + }; + }; + }; + }; =20 dispcc: clock-controller@af00000 { compatible =3D "qcom,glymur-dispcc"; reg =3D <0x0 0x0af00000 0x0 0x20000>; clocks =3D <&rpmhcc RPMH_CXO_CLK>, <&sleep_clk>, - <0>, /* dp0 */ - <0>, - <0>, /* dp1 */ - <0>, - <0>, /* dp2 */ - <0>, - <0>, /* dp3 */ - <0>, + <&usb_0_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp0 */ + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp1 */ + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_2_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp2 */ + <&usb_2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&mdss_dp3_phy 0>, /* dp3 */ + <&mdss_dp3_phy 1>, <0>, /* dsi0 */ <0>, <0>, /* dsi1 */ --=20 2.48.1 From nobody Thu Apr 2 18:49:24 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1C8A73A544F for ; Fri, 20 Mar 2026 11:16:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774005421; cv=none; b=u+svYsvImXxVcdse920KISoFRXtVtjJ3HrWZMhsXJMcTpI53LSwnAzb9PiTsHHiek7+aHt+USyRpDHuaOUvu7I5JvBBFZvHdttK3VpohDC5YEWp0eHqWwEtBEBxxWUH5k1miQA88E5rx4mM7pMGlc7F0cKD4OOCJQjvygUueufk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774005421; c=relaxed/simple; bh=/AeddUdb/6KiqMmA4sZstwt6KNRhZvoCR0kr/UlavTk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=axAUuNMjBNWyybwfYZhTdgUT5D5dP9VVjcOh+kunsQz4s8O2BVYQNoCMsf6AAQwWcldqsASVmGIxwlI3Cs92b2nJUDMq9CMNI2nF6jYLbTc9IrJJXIwblEB1sodWtF207ruG8L9kYwEzLBKnP8G7MzMitdP0ZV1NhWFv4o24LcI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=gY0I7cHv; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=I4yPg/W9; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="gY0I7cHv"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="I4yPg/W9" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62K2Y8MB1526404 for ; Fri, 20 Mar 2026 11:16:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= aiv1a3QG/gfr77yOVgT4G0xIyFqWlzfrp2GD3EZik8w=; b=gY0I7cHvJZRySvz3 GylLzQnQIthpD6UV1UMmCyedhkU0AfAEet8rI6nK0/smMYXtVuOhY7TRJd9u+6Hv /K4X9SDapg2w0Rc2haT6Gt0YvgbkVI5TzwRCG9KOkQfShe5vRXVjrVKYxA1M1cua tb951oRh8NrRwnagtT6e7vVi4j1BcV38aRy9E9ta84cGauKLrWyZZTNxgBQOiM/2 oMnfJUeU/8b/iqYCAE31NHslaGi/wYS2hVU2A2Nm03to15f8ynYyEFGPaUBsgJTo kesy0h0NcP5eSgbvF0OD8Lk//buuj9wouu6RBxy+eEAD9OenH3zqEQ4UdvUos56U WXnKgQ== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d0jt93753-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 20 Mar 2026 11:16:58 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-5091327215dso74444991cf.1 for ; Fri, 20 Mar 2026 04:16:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1774005417; x=1774610217; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=aiv1a3QG/gfr77yOVgT4G0xIyFqWlzfrp2GD3EZik8w=; b=I4yPg/W9hlCqp3wwSFc4aR01uHeoy7dF23hndIOfUJUvlh+BnIhF0MySGuz4rMPgbM Ip+Yjb14mkaUiPWD0XGvyL4Aoa8XV+4ZBtZZlxZGESA3oQmSO7GYvj8lEGn2yER+AMec 9BU9hne42fMPeAlkuqdg6W4ic8dAJVXWiWiwvV+uImkIZJocrQ3ll25REivo6YWiYAWs mlB35Rvz2iBFt0I7dDiK/y9Taf/OomF7U7OXbn+5nqEp1sSvZBTaeIEgjDFHiKLsVSdY AjleT+ne0nwokJmy/vYeKzRijeDzuw+V1cP/scP+uR2Q4uwGxdzx9nU8IaK0DLV4jWnX 38kA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774005417; x=1774610217; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=aiv1a3QG/gfr77yOVgT4G0xIyFqWlzfrp2GD3EZik8w=; b=WSjQQDiMf7Wnhcz6ZJ2+n45VQYpObjBNBzUxqGObP8xw5+1Gwl9TA4oWNG+kA4u29p mcDc+JOpSOcnBh5iVZqwvfDMnLWI8MxdUvintwvSzJHrGvRh6phzoi/fW0k3XboVpcp6 32YJg6Pf3FFtGNBAmDSHycNbi/8O804KP80QPyYPoOJDXwtA9FdWFBGztJIg40lgq4MZ Obq3Kbg9d38Qyn5SnOAmZq72wlhanZVQ+2lZ9ELH148WYOcEmdHMWKVVb/ZhEDrDoziQ DyE4hpTL6peOG0AeHhaUo26hjrJq+DJIGWDTNQoKWz/7OIGwLpSo28poNuGP2kBAhcM2 JV4Q== X-Forwarded-Encrypted: i=1; AJvYcCWq/Vo2HZvINPz359dIDTxxmFxyWhl7H5mHLaXfvxxsiDAz4Ochl16Ba8nRxsMTnzleOBvpd4GZ17tZ2dA=@vger.kernel.org X-Gm-Message-State: AOJu0YwkWgT8HM0zLvAfIazYpglvqI3/0AVujRAm+Xry1sX8AsQcXTwO Mc+nEXTZJuyCnTu+tK8AtKerm5lfXL0kjv7XXGC3pAKiduCe+CsK5m4QEujwS+KfFP+MhQ1k54J 77dCDi0TSHrGBJqXYAwgg1y8jI0AcOlZmjnji0M4fJPDymNoDYu7epClOp95p7WruMzU= X-Gm-Gg: ATEYQzy54G6P4BhhEx4tiTXwScfiBg8BOFLT2EPmCJ5bny/TgMck8igpXTHBLsrQF7B JD/i610cHCJL0jR0wKzU9brKkawRc38TnTtaQalghUQJSf6r5BzidJHL/lykVVivunSi0DdGWZq /TR7sMh6Co8/z9J2RdIR7P5lly3dH7duneKNvhlw+b7GcGpCDZE61rm8zo9/8by/ed57grYuRHw 5C0v+SAl9khm3lpSdnmIPolLolYiAWD9PBiLrAtdwfxImPs0xpadpH3p0jN/fRHSTPuFsCEoMxt awWy0aXiNtN5pGcVWvKnPccdCKIfj7FsYHFUufn4nQBr3ZtI2bjcJt8FWthwaAl490wpq5xrt37 qykRG0k1FgX9TvOVXhDGyLCX8Ojs= X-Received: by 2002:a05:622a:34a:b0:509:2f5f:a178 with SMTP id d75a77b69052e-50b3744a44bmr37185371cf.21.1774005417330; Fri, 20 Mar 2026 04:16:57 -0700 (PDT) X-Received: by 2002:a05:622a:34a:b0:509:2f5f:a178 with SMTP id d75a77b69052e-50b3744a44bmr37184911cf.21.1774005416671; Fri, 20 Mar 2026 04:16:56 -0700 (PDT) Received: from hackbox.lan ([82.79.95.133]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b6470b1f7sm5905898f8f.25.2026.03.20.04.16.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Mar 2026 04:16:55 -0700 (PDT) From: Abel Vesa Date: Fri, 20 Mar 2026 13:16:44 +0200 Subject: [PATCH v7 2/2] arm64: dts: qcom: glymur-crd: Enable eDP display support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260320-dts-qcom-glymur-crd-add-edp-v7-2-ca415560447e@oss.qualcomm.com> References: <20260320-dts-qcom-glymur-crd-add-edp-v7-0-ca415560447e@oss.qualcomm.com> In-Reply-To: <20260320-dts-qcom-glymur-crd-add-edp-v7-0-ca415560447e@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Pankaj Patil , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Konrad Dybcio , Dmitry Baryshkov , Abel Vesa X-Mailer: b4 0.15-dev-7ae85 X-Developer-Signature: v=1; a=openpgp-sha256; l=2627; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=wddP1/oPm8XMDxmZ7Q0ZQ0TfR9EUFjSq+ZHxIXET2zs=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBpvSyhxe/+4loKfJIhvD1zmVI9o/7Dt23JTm7SM Ngqa1FTIv2JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCab0soQAKCRAbX0TJAJUV VhKsD/9zJtoAihucb4XM3Be8TxNtn3L41CfmYyPvNrHdEd+tJl1uuJ5y+cJAQfo11P8uJPrGEH/ 6VOJTm+r+2IJIEuVwJMi+VHkTnpz2tCEP+5L3pJDDI01OmsffDA4EjcZTuWLroKf7dMc9y9QLwC Nm3nlZW8z8tvD5MRIZKBmy/OKfNoiTtawG2tBH0vHyKG83PLjd128H+3645ebkJezSERbRuSXRI 8P/28lxrxPTqodbJmiW9pmw9tLOlcPZGld/2AdZ6KOvxZr7V7P4DK7Br19txnevnGizkzJR7SlA PXt25wMTSYcIIow70U6niMaVkAMR90E59KuHirBijl1QEGVCfZfGs24gQht+mq+PYS6EYURa13F jCtXZ8piiFyLMMDv2FaNq7Wk4ypTyVLou/h9R8ogfstN3k5axH3nld/UJsY4zaRUtHUiu4p3fCp slrBB1XyrYj9YGH/ciQKFWOV8KNAGUHhssPcbdl249WPdpVD/RhwHrWyKkmtM21hjpHzHPh0pkH JS3w5E9EpGe3vYQBXkH/QtZmoicOqDMsWRSySVaNh3hvA7lyoRoSltePacVUmwY844Hngk7vut/ JNTQX1vSfoqfgVFFB1kDmzxAvaAZtTejE9fBmw/kAsiOrLRcZ62q3ZMal0nAcWaVIzliXZFNL1K 8XCi/wiiliveZhg== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-GUID: bxQafAfgRigghu7UPrXLEG50hQKw35ng X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzIwMDA4OCBTYWx0ZWRfX+B9BtVZ2A1uy yKQYqbiyRjNWCpLubLa0Lm6neiH3KNstECegANc755xlM6PsNNLgHCl/Ovv6Dj/wgDUmbExb1Cz N6LxZZa1TzeLtq6B4woxMIiInFtOSTUgKArVEr8ZkCBnDWq/ucZxOYBsZHhbMRo2oxQmqQHkjlN rkYwqcz9nwk/LVzjrRIwcHgp2I7iF6772cfSoedV2exHzTTHOE9ED4S6sGcGOr5sAPfd18VEQDe SgsREFwyUjwHFK1pDnw9MqC07Qr8+lN65CWyGo0iW4HAGDlTP5Fcr10OHNcZreLhrV0OquTs8AG VZ6UJObAiTEsaHYV+u+oJQhf807rz5sxELFX80mUe0vjGEwDx+p8PX245hSRtrj4aokMCealFoL 5Zf1UZpnouX2/j0HeNgY0jYvaIKo/utOEDXle6PoiJFGIKdIKqfSsXNzxH/x2JjFRoVGKt8N1ck XNdaHEMEi/jz3ZZN+Xg== X-Proofpoint-ORIG-GUID: bxQafAfgRigghu7UPrXLEG50hQKw35ng X-Authority-Analysis: v=2.4 cv=FKMWBuos c=1 sm=1 tr=0 ts=69bd2caa cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=iKs3dpp2RB4k51ZqCjcyjQ==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=68_4jy3stEaJOreQ4WQA:9 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-20_02,2026-03-19_05,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 phishscore=0 bulkscore=0 spamscore=0 malwarescore=0 lowpriorityscore=0 clxscore=1015 adultscore=0 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603200088 From: Abel Vesa Enable the MDSS (Mobile Display SubSystem), the third DisplayPort controller, and its PHY to drive the onboard eDP panel on the Glymur CRD platform. Also describe the regulator supplying panel power. Signed-off-by: Abel Vesa Reviewed-by: Konrad Dybcio Reviewed-by: Dmitry Baryshkov Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/glymur-crd.dts | 73 +++++++++++++++++++++++++++++= ++++ 1 file changed, 73 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/glymur-crd.dts b/arch/arm64/boot/dts/= qcom/glymur-crd.dts index 4df8fc4ec254..09a532822787 100644 --- a/arch/arm64/boot/dts/qcom/glymur-crd.dts +++ b/arch/arm64/boot/dts/qcom/glymur-crd.dts @@ -74,6 +74,22 @@ pmic_glink_ss_in1: endpoint { }; }; }; + + vreg_edp_3p3: regulator-edp-3p3 { + compatible =3D "regulator-fixed"; + + regulator-name =3D "VREG_EDP_3P3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + + gpio =3D <&tlmm 70 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&edp_reg_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + }; }; =20 &i2c5 { @@ -106,6 +122,47 @@ ptn3222_1: redriver@47 { }; }; =20 +&mdss { + status =3D "okay"; +}; + +&mdss_dp3 { + /delete-property/ #sound-dai-cells; + + status =3D "okay"; + + aux-bus { + panel { + compatible =3D "samsung,atna60cl08", "samsung,atna33xc20"; + enable-gpios =3D <&tlmm 18 GPIO_ACTIVE_HIGH>; + power-supply =3D <&vreg_edp_3p3>; + + pinctrl-0 =3D <&edp_bl_en>; + pinctrl-names =3D "default"; + + port { + edp_panel_in: endpoint { + remote-endpoint =3D <&mdss_dp3_out>; + }; + }; + }; + }; +}; + +&mdss_dp3_out { + data-lanes =3D <0 1 2 3>; + link-frequencies =3D /bits/ 64 <1620000000 2700000000 5400000000 81000000= 00>; + + remote-endpoint =3D <&edp_panel_in>; +}; + +&mdss_dp3_phy { + vdda-phy-supply =3D <&vreg_l2f_e1_0p83>; + vdda-pll-supply =3D <&vreg_l4f_e1_1p08>; + + status =3D "okay"; +}; + &smb2370_j_e2_eusb2_repeater { vdd18-supply =3D <&vreg_l15b_e0_1p8>; vdd3-supply =3D <&vreg_l7b_e0_2p79>; @@ -116,6 +173,22 @@ &smb2370_k_e2_eusb2_repeater { vdd3-supply =3D <&vreg_l7b_e0_2p79>; }; =20 +&tlmm { + edp_bl_en: edp-bl-en-state { + pins =3D "gpio18"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + + edp_reg_en: edp-reg-en-state { + pins =3D "gpio70"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; +}; + &usb_0 { dr_mode =3D "host"; =20 --=20 2.48.1