From nobody Mon Apr 6 10:31:27 2026 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.129.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AE43D38E5C6 for ; Thu, 19 Mar 2026 17:48:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.129.124 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773942529; cv=none; b=af/kCbrLM0B3LVjYKJ5Xk2x6nlXaJ120JMBG8xpZsRFzRBKfdGOITQivGqXlwKXHYAfrxcT0obkmF2dYDCaJTlF6Ps6jzJsCGjr9TuF/LCOXDG4pW2bxaH4yuxHcCQBn8xd3E8fUKzEJGsxduFoPpqVlX8gdcTZiOBxQ6AIDu3Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773942529; c=relaxed/simple; bh=kjNH7FWLNS9x9giTCrdcAsFzjmSPBqdWUcvW0CQKihI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=kmUhpbyi/LEVvqZlr8jKZSVwdjPPE/Kr57k/2/oGGCw5+iL8DWmmiHjTmtHWNlecg7OIVGhkBUmWRskwkvRCqtvsmf6IKIjCFe+OaEuFqNluPknj97kuetn5xywSijXMFT7dwT95r5zI6kb9NJRgGE946IMMaDFDumI+JIqiqrw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=I31Bhn19; arc=none smtp.client-ip=170.10.129.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="I31Bhn19" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1773942521; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=iyQG9yevk1xligmB7MjycSxF0+q8dc7XOQQEnMXUrT0=; b=I31Bhn19h4DcgBZ9Z+E1GNM6w987Uifv/T5rnYCv+80mYrPZj5gq9gfSgI4Bp+oa2MBbiY nsgV5RIRN4Q0gxHWiQtCMjglBc8BF7FfV9cRuLwtz5qMZgMob6QB9vGVixKlaGcEYgzEmr qRpyZjj4meDJTJekk6OLByxOasz6ggQ= Received: from mx-prod-mc-05.mail-002.prod.us-west-2.aws.redhat.com (ec2-54-186-198-63.us-west-2.compute.amazonaws.com [54.186.198.63]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-679-sITm5hv2PXOE-U2U81Vy7w-1; Thu, 19 Mar 2026 13:48:38 -0400 X-MC-Unique: sITm5hv2PXOE-U2U81Vy7w-1 X-Mimecast-MFC-AGG-ID: sITm5hv2PXOE-U2U81Vy7w_1773942516 Received: from mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com [10.30.177.4]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mx-prod-mc-05.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS id 88CFB195609F; Thu, 19 Mar 2026 17:48:36 +0000 (UTC) Received: from p16v.luc.cera.cz (unknown [10.44.32.41]) by mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTP id 73ABF30002DF; Thu, 19 Mar 2026 17:48:32 +0000 (UTC) From: Ivan Vecera To: netdev@vger.kernel.org Cc: Arkadiusz Kubalewski , Jiri Pirko , Michal Schmidt , Petr Oros , Prathosh Satish , Simon Horman , Vadim Fedorenko , linux-kernel@vger.kernel.org, Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, Pasi Vaananen Subject: [PATCH net-next 1/5] dpll: zl3073x: clean up esync get/set and use zl3073x_out_is_ndiv() Date: Thu, 19 Mar 2026 18:48:22 +0100 Message-ID: <20260319174826.7623-2-ivecera@redhat.com> In-Reply-To: <20260319174826.7623-1-ivecera@redhat.com> References: <20260319174826.7623-1-ivecera@redhat.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Scanned-By: MIMEDefang 3.4.1 on 10.30.177.4 Content-Type: text/plain; charset="utf-8" Return -EOPNOTSUPP early in esync_get callbacks when esync is not supported instead of conditionally populating the range at the end. This simplifies the control flow by removing the finish label/goto in the output variant and the conditional range assignment in both input and output variants. Replace open-coded N-div signal format switch statements with zl3073x_out_is_ndiv() helper in esync_get, esync_set and frequency_set callbacks. Signed-off-by: Ivan Vecera Reviewed-by: Petr Oros --- drivers/dpll/zl3073x/dpll.c | 64 ++++++++++++------------------------- 1 file changed, 20 insertions(+), 44 deletions(-) diff --git a/drivers/dpll/zl3073x/dpll.c b/drivers/dpll/zl3073x/dpll.c index a29f606318f6d..79ef62d69a32d 100644 --- a/drivers/dpll/zl3073x/dpll.c +++ b/drivers/dpll/zl3073x/dpll.c @@ -131,6 +131,12 @@ zl3073x_dpll_input_pin_esync_get(const struct dpll_pin= *dpll_pin, ref_id =3D zl3073x_input_pin_ref_get(pin->id); ref =3D zl3073x_ref_state_get(zldev, ref_id); =20 + if (!pin->esync_control || zl3073x_ref_freq_get(ref) =3D=3D 1) + return -EOPNOTSUPP; + + esync->range =3D esync_freq_ranges; + esync->range_num =3D ARRAY_SIZE(esync_freq_ranges); + switch (FIELD_GET(ZL_REF_SYNC_CTRL_MODE, ref->sync_ctrl)) { case ZL_REF_SYNC_CTRL_MODE_50_50_ESYNC_25_75: esync->freq =3D ref->esync_n_div =3D=3D ZL_REF_ESYNC_DIV_1HZ ? 1 : 0; @@ -142,17 +148,6 @@ zl3073x_dpll_input_pin_esync_get(const struct dpll_pin= *dpll_pin, break; } =20 - /* If the pin supports esync control expose its range but only - * if the current reference frequency is > 1 Hz. - */ - if (pin->esync_control && zl3073x_ref_freq_get(ref) > 1) { - esync->range =3D esync_freq_ranges; - esync->range_num =3D ARRAY_SIZE(esync_freq_ranges); - } else { - esync->range =3D NULL; - esync->range_num =3D 0; - } - return 0; } =20 @@ -582,8 +577,8 @@ zl3073x_dpll_output_pin_esync_get(const struct dpll_pin= *dpll_pin, struct zl3073x_dpll_pin *pin =3D pin_priv; const struct zl3073x_synth *synth; const struct zl3073x_out *out; + u32 synth_freq, out_freq; u8 clock_type, out_id; - u32 synth_freq; =20 out_id =3D zl3073x_output_pin_out_get(pin->id); out =3D zl3073x_out_state_get(zldev, out_id); @@ -592,17 +587,19 @@ zl3073x_dpll_output_pin_esync_get(const struct dpll_p= in *dpll_pin, * for N-division is also used for the esync divider so both cannot * be used. */ - switch (zl3073x_out_signal_format_get(out)) { - case ZL_OUTPUT_MODE_SIGNAL_FORMAT_2_NDIV: - case ZL_OUTPUT_MODE_SIGNAL_FORMAT_2_NDIV_INV: + if (zl3073x_out_is_ndiv(out)) return -EOPNOTSUPP; - default: - break; - } =20 /* Get attached synth frequency */ synth =3D zl3073x_synth_state_get(zldev, zl3073x_out_synth_get(out)); synth_freq =3D zl3073x_synth_freq_get(synth); + out_freq =3D synth_freq / out->div; + + if (!pin->esync_control || out_freq =3D=3D 1) + return -EOPNOTSUPP; + + esync->range =3D esync_freq_ranges; + esync->range_num =3D ARRAY_SIZE(esync_freq_ranges); =20 clock_type =3D FIELD_GET(ZL_OUTPUT_MODE_CLOCK_TYPE, out->mode); if (clock_type !=3D ZL_OUTPUT_MODE_CLOCK_TYPE_ESYNC) { @@ -610,11 +607,11 @@ zl3073x_dpll_output_pin_esync_get(const struct dpll_p= in *dpll_pin, esync->freq =3D 0; esync->pulse =3D 0; =20 - goto finish; + return 0; } =20 /* Compute esync frequency */ - esync->freq =3D synth_freq / out->div / out->esync_n_period; + esync->freq =3D out_freq / out->esync_n_period; =20 /* By comparing the esync_pulse_width to the half of the pulse width * the esync pulse percentage can be determined. @@ -623,18 +620,6 @@ zl3073x_dpll_output_pin_esync_get(const struct dpll_pi= n *dpll_pin, */ esync->pulse =3D (50 * out->esync_n_width) / out->div; =20 -finish: - /* Set supported esync ranges if the pin supports esync control and - * if the output frequency is > 1 Hz. - */ - if (pin->esync_control && (synth_freq / out->div) > 1) { - esync->range =3D esync_freq_ranges; - esync->range_num =3D ARRAY_SIZE(esync_freq_ranges); - } else { - esync->range =3D NULL; - esync->range_num =3D 0; - } - return 0; } =20 @@ -660,13 +645,8 @@ zl3073x_dpll_output_pin_esync_set(const struct dpll_pi= n *dpll_pin, * for N-division is also used for the esync divider so both cannot * be used. */ - switch (zl3073x_out_signal_format_get(&out)) { - case ZL_OUTPUT_MODE_SIGNAL_FORMAT_2_NDIV: - case ZL_OUTPUT_MODE_SIGNAL_FORMAT_2_NDIV_INV: + if (zl3073x_out_is_ndiv(&out)) return -EOPNOTSUPP; - default: - break; - } =20 /* Select clock type */ if (freq) @@ -728,9 +708,9 @@ zl3073x_dpll_output_pin_frequency_set(const struct dpll= _pin *dpll_pin, struct zl3073x_dev *zldev =3D zldpll->dev; struct zl3073x_dpll_pin *pin =3D pin_priv; const struct zl3073x_synth *synth; - u8 out_id, signal_format; u32 new_div, synth_freq; struct zl3073x_out out; + u8 out_id; =20 out_id =3D zl3073x_output_pin_out_get(pin->id); out =3D *zl3073x_out_state_get(zldev, out_id); @@ -740,12 +720,8 @@ zl3073x_dpll_output_pin_frequency_set(const struct dpl= l_pin *dpll_pin, synth_freq =3D zl3073x_synth_freq_get(synth); new_div =3D synth_freq / (u32)frequency; =20 - /* Get used signal format for the given output */ - signal_format =3D zl3073x_out_signal_format_get(&out); - /* Check signal format */ - if (signal_format !=3D ZL_OUTPUT_MODE_SIGNAL_FORMAT_2_NDIV && - signal_format !=3D ZL_OUTPUT_MODE_SIGNAL_FORMAT_2_NDIV_INV) { + if (!zl3073x_out_is_ndiv(&out)) { /* For non N-divided signal formats the frequency is computed * as division of synth frequency and output divisor. */ --=20 2.52.0 From nobody Mon Apr 6 10:31:27 2026 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.133.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 79B7138E5CD for ; Thu, 19 Mar 2026 17:48:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.133.124 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773942530; cv=none; b=sqvvaB5/wWXXPwYOGGePZMUDt8HSriGX4+VNn9vQnwm+709PZxCl34OY3i4nnVXBy3ypMOKjc4m6+v2Cw3k2wPZKKQmlk43cvK0SKWWv1wR5iDl5wYHAu9K2CtYEIWf8OxO5EDjjoVFG9O/y7alvLv53713TmQAe7X4qdpgpJKU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773942530; c=relaxed/simple; bh=4PSsgcFvwZYUAVpXo/xDvpo1BAdU35PCxtAzbJFtdyQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qDGfHEL2HL1KbCkFAzNy2Mxwbfx1LBdnTA2RcnEhUX6dQs+nPGkBw8lvXL/O7/YS2hA1iL9DzMnEej5tcCDjAWjfj+6MX8mgr2wcW8Ih7qQj3Jp//5A+Ci54LWOJEI72hIAWA1L8kaWlDWmYt+1v6MuxJRDhldEn35ivmkg6Aag= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=b/jQ1dCN; arc=none smtp.client-ip=170.10.133.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="b/jQ1dCN" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1773942526; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=zOXBaFOXc2ApWDENFqu1LAGlP5XKnLrcLRkq+P5lPRc=; b=b/jQ1dCNsMRCUASmBDMCqieeHZvjrUcdqoy8CH6TimIVHkmY8bge+zHYvAkbn/Cha36pje dvIKPU2HTXkEeq2nElKDtOtmvp2WCv78txfrJkjzLZY3w3xNTtcxk5CldLp5fk5Zq9ZbBD rgrwYdZz7nvKTl9R+ewohx2Zzpm1vcU= Received: from mx-prod-mc-06.mail-002.prod.us-west-2.aws.redhat.com (ec2-35-165-154-97.us-west-2.compute.amazonaws.com [35.165.154.97]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-108-uR9GqzxlOnCrEZ0Uy6vpcg-1; Thu, 19 Mar 2026 13:48:43 -0400 X-MC-Unique: uR9GqzxlOnCrEZ0Uy6vpcg-1 X-Mimecast-MFC-AGG-ID: uR9GqzxlOnCrEZ0Uy6vpcg_1773942521 Received: from mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com [10.30.177.4]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mx-prod-mc-06.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS id 10A951800611; Thu, 19 Mar 2026 17:48:41 +0000 (UTC) Received: from p16v.luc.cera.cz (unknown [10.44.32.41]) by mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTP id ED77130001A1; Thu, 19 Mar 2026 17:48:36 +0000 (UTC) From: Ivan Vecera To: netdev@vger.kernel.org Cc: Arkadiusz Kubalewski , Jiri Pirko , Michal Schmidt , Petr Oros , Prathosh Satish , Simon Horman , Vadim Fedorenko , linux-kernel@vger.kernel.org, Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, Pasi Vaananen Subject: [PATCH net-next 2/5] dpll: zl3073x: use FIELD_MODIFY() for clear-and-set patterns Date: Thu, 19 Mar 2026 18:48:23 +0100 Message-ID: <20260319174826.7623-3-ivecera@redhat.com> In-Reply-To: <20260319174826.7623-1-ivecera@redhat.com> References: <20260319174826.7623-1-ivecera@redhat.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Scanned-By: MIMEDefang 3.4.1 on 10.30.177.4 Content-Type: text/plain; charset="utf-8" Replace open-coded clear-and-set bitfield operations with FIELD_MODIFY(). Signed-off-by: Ivan Vecera Reviewed-by: Petr Oros --- drivers/dpll/zl3073x/chan.h | 17 ++++++----------- drivers/dpll/zl3073x/core.c | 3 +-- drivers/dpll/zl3073x/flash.c | 3 +-- 3 files changed, 8 insertions(+), 15 deletions(-) diff --git a/drivers/dpll/zl3073x/chan.h b/drivers/dpll/zl3073x/chan.h index e0f02d3432086..481da2133202b 100644 --- a/drivers/dpll/zl3073x/chan.h +++ b/drivers/dpll/zl3073x/chan.h @@ -66,8 +66,7 @@ static inline u8 zl3073x_chan_ref_get(const struct zl3073= x_chan *chan) */ static inline void zl3073x_chan_mode_set(struct zl3073x_chan *chan, u8 mod= e) { - chan->mode_refsel &=3D ~ZL_DPLL_MODE_REFSEL_MODE; - chan->mode_refsel |=3D FIELD_PREP(ZL_DPLL_MODE_REFSEL_MODE, mode); + FIELD_MODIFY(ZL_DPLL_MODE_REFSEL_MODE, &chan->mode_refsel, mode); } =20 /** @@ -77,8 +76,7 @@ static inline void zl3073x_chan_mode_set(struct zl3073x_c= han *chan, u8 mode) */ static inline void zl3073x_chan_ref_set(struct zl3073x_chan *chan, u8 ref) { - chan->mode_refsel &=3D ~ZL_DPLL_MODE_REFSEL_REF; - chan->mode_refsel |=3D FIELD_PREP(ZL_DPLL_MODE_REFSEL_REF, ref); + FIELD_MODIFY(ZL_DPLL_MODE_REFSEL_REF, &chan->mode_refsel, ref); } =20 /** @@ -110,13 +108,10 @@ zl3073x_chan_ref_prio_set(struct zl3073x_chan *chan, = u8 ref, u8 prio) { u8 *val =3D &chan->ref_prio[ref / 2]; =20 - if (!(ref & 1)) { - *val &=3D ~ZL_DPLL_REF_PRIO_REF_P; - *val |=3D FIELD_PREP(ZL_DPLL_REF_PRIO_REF_P, prio); - } else { - *val &=3D ~ZL_DPLL_REF_PRIO_REF_N; - *val |=3D FIELD_PREP(ZL_DPLL_REF_PRIO_REF_N, prio); - } + if (!(ref & 1)) + FIELD_MODIFY(ZL_DPLL_REF_PRIO_REF_P, val, prio); + else + FIELD_MODIFY(ZL_DPLL_REF_PRIO_REF_N, val, prio); } =20 /** diff --git a/drivers/dpll/zl3073x/core.c b/drivers/dpll/zl3073x/core.c index 6363002d48d46..7eebfc1ad1019 100644 --- a/drivers/dpll/zl3073x/core.c +++ b/drivers/dpll/zl3073x/core.c @@ -743,8 +743,7 @@ int zl3073x_dev_phase_avg_factor_set(struct zl3073x_dev= *zldev, u8 factor) value =3D (factor + 1) & 0x0f; =20 /* Update phase measurement control register */ - dpll_meas_ctrl &=3D ~ZL_DPLL_MEAS_CTRL_AVG_FACTOR; - dpll_meas_ctrl |=3D FIELD_PREP(ZL_DPLL_MEAS_CTRL_AVG_FACTOR, value); + FIELD_MODIFY(ZL_DPLL_MEAS_CTRL_AVG_FACTOR, &dpll_meas_ctrl, value); rc =3D zl3073x_write_u8(zldev, ZL_REG_DPLL_MEAS_CTRL, dpll_meas_ctrl); if (rc) return rc; diff --git a/drivers/dpll/zl3073x/flash.c b/drivers/dpll/zl3073x/flash.c index 83452a77e3e98..f85535c8ad246 100644 --- a/drivers/dpll/zl3073x/flash.c +++ b/drivers/dpll/zl3073x/flash.c @@ -194,8 +194,7 @@ zl3073x_flash_cmd_wait(struct zl3073x_dev *zldev, u32 o= peration, if (rc) return rc; =20 - value &=3D ~ZL_WRITE_FLASH_OP; - value |=3D FIELD_PREP(ZL_WRITE_FLASH_OP, operation); + FIELD_MODIFY(ZL_WRITE_FLASH_OP, &value, operation); =20 rc =3D zl3073x_write_u8(zldev, ZL_REG_WRITE_FLASH, value); if (rc) --=20 2.52.0 From nobody Mon Apr 6 10:31:27 2026 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.129.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 46FF53F0AB7 for ; Thu, 19 Mar 2026 17:48:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.129.124 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773942536; cv=none; b=Fcif4itjtb3aJtzExKgTYufBrpBN/FD2Sk13hqe/nrFYB4efVYZ0aXHiEjaynx4QDR+FiwJgy3PTMPY+LAnXonPo9wjYlNxWz8/XvVr4jMYmJHuzmSpUFXUeZqUW+AivxFWkk5fuLHINug5kGwU5FEfpoLF/36kDIYmG5lQPDjE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773942536; c=relaxed/simple; bh=8UwCfsFW6W5qZaITliwOOZSS/sb/aqUjjutyqHx9lXc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=tlNNEeRpiK98k9CxRxVLhylB/g2be9LPgCkHTqEhbcalEPVoneQf5wupnHQP4SyGloM8qfbEpPXDQ+DQ1cc6C+a/iP2eUaKL8uHnFeHUP3RZk1lp/y5IHofXFvmERoV6u/a9Eys+YW9bf+uiENF6hrgQq5l0ukALK74tzDKgaHg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=HQsmF872; arc=none smtp.client-ip=170.10.129.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="HQsmF872" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1773942530; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=HRgfhcPZaouIM+HcER/z7TWvKLpRBcsHTt9Q5NsvwFs=; b=HQsmF872D5XgiVXO62fm5U6fReDvm0QZ6jRrk1D2DIBYioZQ+tCJzC/lUyIrnkGCZOh/uX mQx34XOINTYIKaFduK+sEUPHR75LttGIeb58HhXwYBxwHmqNg/sZ+SZl8nqC2xulr1wRXT f+VRq1T16nKHIlHfOBEmnTx3w56xCTo= Received: from mx-prod-mc-05.mail-002.prod.us-west-2.aws.redhat.com (ec2-54-186-198-63.us-west-2.compute.amazonaws.com [54.186.198.63]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-297-6gHPlkLePICuRXCXkH9NaA-1; Thu, 19 Mar 2026 13:48:46 -0400 X-MC-Unique: 6gHPlkLePICuRXCXkH9NaA-1 X-Mimecast-MFC-AGG-ID: 6gHPlkLePICuRXCXkH9NaA_1773942525 Received: from mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com [10.30.177.4]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mx-prod-mc-05.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS id 34EB31956094; Thu, 19 Mar 2026 17:48:45 +0000 (UTC) Received: from p16v.luc.cera.cz (unknown [10.44.32.41]) by mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTP id 7662630001A1; Thu, 19 Mar 2026 17:48:41 +0000 (UTC) From: Ivan Vecera To: netdev@vger.kernel.org Cc: Arkadiusz Kubalewski , Jiri Pirko , Michal Schmidt , Petr Oros , Prathosh Satish , Simon Horman , Vadim Fedorenko , linux-kernel@vger.kernel.org, Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, Pasi Vaananen Subject: [PATCH net-next 3/5] dpll: zl3073x: add ref sync and output clock type helpers Date: Thu, 19 Mar 2026 18:48:24 +0100 Message-ID: <20260319174826.7623-4-ivecera@redhat.com> In-Reply-To: <20260319174826.7623-1-ivecera@redhat.com> References: <20260319174826.7623-1-ivecera@redhat.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Scanned-By: MIMEDefang 3.4.1 on 10.30.177.4 Content-Type: text/plain; charset="utf-8" Add ZL_REF_SYNC_CTRL_MODE_REFSYNC_PAIR and ZL_REF_SYNC_CTRL_PAIR register definitions. Add inline helpers to get and set the sync control mode and sync pair fields of the reference sync control register: zl3073x_ref_sync_mode_get/set() - ZL_REF_SYNC_CTRL_MODE field zl3073x_ref_sync_pair_get/set() - ZL_REF_SYNC_CTRL_PAIR field Add inline helpers to get and set the clock type field of the output mode register: zl3073x_out_clock_type_get/set() - ZL_OUTPUT_MODE_CLOCK_TYPE field Convert existing esync callbacks to use the new helpers. Signed-off-by: Ivan Vecera Reviewed-by: Petr Oros --- drivers/dpll/zl3073x/dpll.c | 24 ++++++++----------- drivers/dpll/zl3073x/out.h | 22 ++++++++++++++++++ drivers/dpll/zl3073x/ref.h | 46 +++++++++++++++++++++++++++++++++++++ drivers/dpll/zl3073x/regs.h | 2 ++ 4 files changed, 80 insertions(+), 14 deletions(-) diff --git a/drivers/dpll/zl3073x/dpll.c b/drivers/dpll/zl3073x/dpll.c index 79ef62d69a32d..276f0a92db0b1 100644 --- a/drivers/dpll/zl3073x/dpll.c +++ b/drivers/dpll/zl3073x/dpll.c @@ -137,7 +137,7 @@ zl3073x_dpll_input_pin_esync_get(const struct dpll_pin = *dpll_pin, esync->range =3D esync_freq_ranges; esync->range_num =3D ARRAY_SIZE(esync_freq_ranges); =20 - switch (FIELD_GET(ZL_REF_SYNC_CTRL_MODE, ref->sync_ctrl)) { + switch (zl3073x_ref_sync_mode_get(ref)) { case ZL_REF_SYNC_CTRL_MODE_50_50_ESYNC_25_75: esync->freq =3D ref->esync_n_div =3D=3D ZL_REF_ESYNC_DIV_1HZ ? 1 : 0; esync->pulse =3D 25; @@ -173,8 +173,7 @@ zl3073x_dpll_input_pin_esync_set(const struct dpll_pin = *dpll_pin, else sync_mode =3D ZL_REF_SYNC_CTRL_MODE_50_50_ESYNC_25_75; =20 - ref.sync_ctrl &=3D ~ZL_REF_SYNC_CTRL_MODE; - ref.sync_ctrl |=3D FIELD_PREP(ZL_REF_SYNC_CTRL_MODE, sync_mode); + zl3073x_ref_sync_mode_set(&ref, sync_mode); =20 if (freq) { /* 1 Hz is only supported frequency now */ @@ -578,7 +577,7 @@ zl3073x_dpll_output_pin_esync_get(const struct dpll_pin= *dpll_pin, const struct zl3073x_synth *synth; const struct zl3073x_out *out; u32 synth_freq, out_freq; - u8 clock_type, out_id; + u8 out_id; =20 out_id =3D zl3073x_output_pin_out_get(pin->id); out =3D zl3073x_out_state_get(zldev, out_id); @@ -601,8 +600,7 @@ zl3073x_dpll_output_pin_esync_get(const struct dpll_pin= *dpll_pin, esync->range =3D esync_freq_ranges; esync->range_num =3D ARRAY_SIZE(esync_freq_ranges); =20 - clock_type =3D FIELD_GET(ZL_OUTPUT_MODE_CLOCK_TYPE, out->mode); - if (clock_type !=3D ZL_OUTPUT_MODE_CLOCK_TYPE_ESYNC) { + if (zl3073x_out_clock_type_get(out) !=3D ZL_OUTPUT_MODE_CLOCK_TYPE_ESYNC)= { /* No need to read esync data if it is not enabled */ esync->freq =3D 0; esync->pulse =3D 0; @@ -635,8 +633,8 @@ zl3073x_dpll_output_pin_esync_set(const struct dpll_pin= *dpll_pin, struct zl3073x_dpll_pin *pin =3D pin_priv; const struct zl3073x_synth *synth; struct zl3073x_out out; - u8 clock_type, out_id; u32 synth_freq; + u8 out_id; =20 out_id =3D zl3073x_output_pin_out_get(pin->id); out =3D *zl3073x_out_state_get(zldev, out_id); @@ -648,15 +646,13 @@ zl3073x_dpll_output_pin_esync_set(const struct dpll_p= in *dpll_pin, if (zl3073x_out_is_ndiv(&out)) return -EOPNOTSUPP; =20 - /* Select clock type */ + /* Update clock type in output mode */ if (freq) - clock_type =3D ZL_OUTPUT_MODE_CLOCK_TYPE_ESYNC; + zl3073x_out_clock_type_set(&out, + ZL_OUTPUT_MODE_CLOCK_TYPE_ESYNC); else - clock_type =3D ZL_OUTPUT_MODE_CLOCK_TYPE_NORMAL; - - /* Update clock type in output mode */ - out.mode &=3D ~ZL_OUTPUT_MODE_CLOCK_TYPE; - out.mode |=3D FIELD_PREP(ZL_OUTPUT_MODE_CLOCK_TYPE, clock_type); + zl3073x_out_clock_type_set(&out, + ZL_OUTPUT_MODE_CLOCK_TYPE_NORMAL); =20 /* If esync is being disabled just write mailbox and finish */ if (!freq) diff --git a/drivers/dpll/zl3073x/out.h b/drivers/dpll/zl3073x/out.h index edf40432bba5f..660889c57bffa 100644 --- a/drivers/dpll/zl3073x/out.h +++ b/drivers/dpll/zl3073x/out.h @@ -42,6 +42,28 @@ const struct zl3073x_out *zl3073x_out_state_get(struct z= l3073x_dev *zldev, int zl3073x_out_state_set(struct zl3073x_dev *zldev, u8 index, const struct zl3073x_out *out); =20 +/** + * zl3073x_out_clock_type_get - get output clock type + * @out: pointer to out state + * + * Return: clock type of given output (ZL_OUTPUT_MODE_CLOCK_TYPE_*) + */ +static inline u8 zl3073x_out_clock_type_get(const struct zl3073x_out *out) +{ + return FIELD_GET(ZL_OUTPUT_MODE_CLOCK_TYPE, out->mode); +} + +/** + * zl3073x_out_clock_type_set - set output clock type + * @out: pointer to out state + * @type: clock type (ZL_OUTPUT_MODE_CLOCK_TYPE_*) + */ +static inline void +zl3073x_out_clock_type_set(struct zl3073x_out *out, u8 type) +{ + FIELD_MODIFY(ZL_OUTPUT_MODE_CLOCK_TYPE, &out->mode, type); +} + /** * zl3073x_out_signal_format_get - get output signal format * @out: pointer to out state diff --git a/drivers/dpll/zl3073x/ref.h b/drivers/dpll/zl3073x/ref.h index 06d8d4d97ea26..09fab97a71d7e 100644 --- a/drivers/dpll/zl3073x/ref.h +++ b/drivers/dpll/zl3073x/ref.h @@ -106,6 +106,52 @@ zl3073x_ref_freq_set(struct zl3073x_ref *ref, u32 freq) return 0; } =20 +/** + * zl3073x_ref_sync_mode_get - get sync control mode + * @ref: pointer to ref state + * + * Return: sync control mode (ZL_REF_SYNC_CTRL_MODE_*) + */ +static inline u8 +zl3073x_ref_sync_mode_get(const struct zl3073x_ref *ref) +{ + return FIELD_GET(ZL_REF_SYNC_CTRL_MODE, ref->sync_ctrl); +} + +/** + * zl3073x_ref_sync_mode_set - set sync control mode + * @ref: pointer to ref state + * @mode: sync control mode (ZL_REF_SYNC_CTRL_MODE_*) + */ +static inline void +zl3073x_ref_sync_mode_set(struct zl3073x_ref *ref, u8 mode) +{ + FIELD_MODIFY(ZL_REF_SYNC_CTRL_MODE, &ref->sync_ctrl, mode); +} + +/** + * zl3073x_ref_sync_pair_get - get sync pair reference index + * @ref: pointer to ref state + * + * Return: paired reference index + */ +static inline u8 +zl3073x_ref_sync_pair_get(const struct zl3073x_ref *ref) +{ + return FIELD_GET(ZL_REF_SYNC_CTRL_PAIR, ref->sync_ctrl); +} + +/** + * zl3073x_ref_sync_pair_set - set sync pair reference index + * @ref: pointer to ref state + * @pair: paired reference index + */ +static inline void +zl3073x_ref_sync_pair_set(struct zl3073x_ref *ref, u8 pair) +{ + FIELD_MODIFY(ZL_REF_SYNC_CTRL_PAIR, &ref->sync_ctrl, pair); +} + /** * zl3073x_ref_is_diff - check if the given input reference is differential * @ref: pointer to ref state diff --git a/drivers/dpll/zl3073x/regs.h b/drivers/dpll/zl3073x/regs.h index 5ae50cb761a97..d425dc67250fe 100644 --- a/drivers/dpll/zl3073x/regs.h +++ b/drivers/dpll/zl3073x/regs.h @@ -213,7 +213,9 @@ #define ZL_REG_REF_SYNC_CTRL ZL_REG(10, 0x2e, 1) #define ZL_REF_SYNC_CTRL_MODE GENMASK(2, 0) #define ZL_REF_SYNC_CTRL_MODE_REFSYNC_PAIR_OFF 0 +#define ZL_REF_SYNC_CTRL_MODE_REFSYNC_PAIR 1 #define ZL_REF_SYNC_CTRL_MODE_50_50_ESYNC_25_75 2 +#define ZL_REF_SYNC_CTRL_PAIR GENMASK(7, 4) =20 #define ZL_REG_REF_ESYNC_DIV ZL_REG(10, 0x30, 4) #define ZL_REF_ESYNC_DIV_1HZ 0 --=20 2.52.0 From nobody Mon Apr 6 10:31:27 2026 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.133.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EE55B3ACA5C for ; Thu, 19 Mar 2026 17:48:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.133.124 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773942540; cv=none; b=NUSxQh+a7BeUc4/SI0REy/t8l9UuoaN3ZfOgG2WoCDfMSa6iYLhGzpe1kUAMNBqCalTe14ftOGN021wpjbVesZwYNDXsYXtt31IU8gEwx8bhhjC2oF8zD93ipI4OwoBkfkpfLO1Wh9CXk/OYtsHgwHHf7e0LfiB9bGN3Qd1wDkA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773942540; c=relaxed/simple; bh=VYpA0DQ8G9DeBFM/wAWmznKvooMNjsjpUnKlx2bZcCU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=lRJOdptuJSrb2wz2VxzrHMT+EfpiD070kqJID/Hj9lJc94BZDD2KWH9vRsC9fYSw8mztXcKjT2beCKzAaDyp9wN5ER2CnMPv+ZRJd43FpsqAaKnichaI83y1QtWoYuy52ObBzUwXtVwnb1B2zV7CEStx7UVqXD2IR0fABF8pQf0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=HafwMecj; arc=none smtp.client-ip=170.10.133.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="HafwMecj" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1773942535; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=X3OjAkiL/S+3p+HfwQkXwnxSsIlnuXX4GUVvffn+aHY=; b=HafwMecjrVRaJ2jdoThZhZwjVNIRFmZ7Swnnb3GvK7QZTb9/i5K2T8tXlBnaffdo5Rxm6+ eBU51RKYCYwYtfYq9w+2K/hl7bbVTmBsRyLtj7gYEGasFgeEz24rfOgCuKbiZQ8poAViDG GJfw10j8uk0Jw0RA7Bhv048hcC6JpMw= Received: from mx-prod-mc-01.mail-002.prod.us-west-2.aws.redhat.com (ec2-54-186-198-63.us-west-2.compute.amazonaws.com [54.186.198.63]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-364-qdM941obPXSKZkKVZrcktw-1; Thu, 19 Mar 2026 13:48:52 -0400 X-MC-Unique: qdM941obPXSKZkKVZrcktw-1 X-Mimecast-MFC-AGG-ID: qdM941obPXSKZkKVZrcktw_1773942529 Received: from mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com [10.30.177.4]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mx-prod-mc-01.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS id 7F08719560B5; Thu, 19 Mar 2026 17:48:49 +0000 (UTC) Received: from p16v.luc.cera.cz (unknown [10.44.32.41]) by mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTP id 9AE3D30001A1; Thu, 19 Mar 2026 17:48:45 +0000 (UTC) From: Ivan Vecera To: netdev@vger.kernel.org Cc: Arkadiusz Kubalewski , Jiri Pirko , Michal Schmidt , Petr Oros , Prathosh Satish , Simon Horman , Vadim Fedorenko , linux-kernel@vger.kernel.org, Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, Pasi Vaananen Subject: [PATCH net-next 4/5] dt-bindings: dpll: add ref-sync-sources property Date: Thu, 19 Mar 2026 18:48:25 +0100 Message-ID: <20260319174826.7623-5-ivecera@redhat.com> In-Reply-To: <20260319174826.7623-1-ivecera@redhat.com> References: <20260319174826.7623-1-ivecera@redhat.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Scanned-By: MIMEDefang 3.4.1 on 10.30.177.4 Content-Type: text/plain; charset="utf-8" Add ref-sync-sources phandle-array property to the dpll-pin schema allowing board designers to declare which input pins can serve as sync sources in a Reference-Sync pair. A Ref-Sync pair consists of a clock reference and a low-frequency sync signal where the DPLL locks to the clock but phase-aligns to the sync reference. Update both examples in the Microchip ZL3073x binding to demonstrate the new property with a 1 PPS sync source paired to a clock source. Signed-off-by: Ivan Vecera Reviewed-by: Petr Oros --- .../devicetree/bindings/dpll/dpll-pin.yaml | 11 +++++++ .../bindings/dpll/microchip,zl30731.yaml | 30 ++++++++++++++----- 2 files changed, 34 insertions(+), 7 deletions(-) diff --git a/Documentation/devicetree/bindings/dpll/dpll-pin.yaml b/Documen= tation/devicetree/bindings/dpll/dpll-pin.yaml index 51db93b77306f..7084f102e274c 100644 --- a/Documentation/devicetree/bindings/dpll/dpll-pin.yaml +++ b/Documentation/devicetree/bindings/dpll/dpll-pin.yaml @@ -36,6 +36,17 @@ properties: description: String exposed as the pin board label $ref: /schemas/types.yaml#/definitions/string =20 + ref-sync-sources: + description: | + List of phandles to input pins that can serve as the sync source + in a Reference-Sync pair with this pin acting as the clock source. + A Ref-Sync pair consists of a clock reference and a low-frequency + sync signal. The DPLL locks to the clock reference but + phase-aligns to the sync reference. + Only valid for input pins. Each referenced pin must be a + different input pin on the same device. + $ref: /schemas/types.yaml#/definitions/phandle-array + supported-frequencies-hz: description: List of supported frequencies for this pin, expressed in = Hz. =20 diff --git a/Documentation/devicetree/bindings/dpll/microchip,zl30731.yaml = b/Documentation/devicetree/bindings/dpll/microchip,zl30731.yaml index 17747f754b845..fa5a8f8e390cd 100644 --- a/Documentation/devicetree/bindings/dpll/microchip,zl30731.yaml +++ b/Documentation/devicetree/bindings/dpll/microchip,zl30731.yaml @@ -52,11 +52,19 @@ examples: #address-cells =3D <1>; #size-cells =3D <0>; =20 - pin@0 { /* REF0P */ + sync0: pin@0 { /* REF0P - 1 PPS sync source */ reg =3D <0>; connection-type =3D "ext"; - label =3D "Input 0"; - supported-frequencies-hz =3D /bits/ 64 <1 1000>; + label =3D "SMA1"; + supported-frequencies-hz =3D /bits/ 64 <1>; + }; + + pin@1 { /* REF0N - clock source, can pair with sync0 */ + reg =3D <1>; + connection-type =3D "ext"; + label =3D "SMA2"; + supported-frequencies-hz =3D /bits/ 64 <10000 10000000>; + ref-sync-sources =3D <&sync0>; }; }; =20 @@ -90,11 +98,19 @@ examples: #address-cells =3D <1>; #size-cells =3D <0>; =20 - pin@0 { /* REF0P */ + sync1: pin@0 { /* REF0P - 1 PPS sync source */ reg =3D <0>; - connection-type =3D "ext"; - label =3D "Input 0"; - supported-frequencies-hz =3D /bits/ 64 <1 1000>; + connection-type =3D "gnss"; + label =3D "GNSS_1PPS_IN"; + supported-frequencies-hz =3D /bits/ 64 <1>; + }; + + pin@1 { /* REF0N - clock source */ + reg =3D <1>; + connection-type =3D "gnss"; + label =3D "GNSS_10M_IN"; + supported-frequencies-hz =3D /bits/ 64 <10000000>; + ref-sync-sources =3D <&sync1>; }; }; =20 --=20 2.52.0 From nobody Mon Apr 6 10:31:27 2026 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.129.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8A2083F2102 for ; Thu, 19 Mar 2026 17:49:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.129.124 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773942547; cv=none; b=iThSwcwtgOMslHcK6lQgiHSO+kLEd+k3OHIDuVHxajzMGwaVYLnV5L/xYPdBS5uPmnqtW6vgdizTmsk8cNMp5E1pNvRfE+hSMm3aBefbXmP+C1D5kA19gsBee1PPZeUJcNAQyd/1Ha5rEk2Fi9N1xZjGFkU599G/pD+wU7J8Vmg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773942547; c=relaxed/simple; bh=xh+2LQGpgXn9Xt225Qej1/MFk8bn5fEUjWLLYQsx3tQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=HivkgHYaDhB83fqg3ohbHBFFVbLEfD3425VxkKUi5t614Sy7eJvjnPYt3yGhjTdhzZn3/SLd0tKeT9reURHttFtmXzfyH/iwfWuzxMegZBRBVQk5W+adYTORRAZGdYipUfuU5aGH0V4aFt+TwAe443N9QrXVj6gZxeNHllnfwfI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=BvuLZEBe; arc=none smtp.client-ip=170.10.129.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="BvuLZEBe" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1773942540; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=yMQyWSvgloNE5CY207ljWxM5riVSYFQJOR2L8Dy2uco=; b=BvuLZEBeRgZbczfmMcf/ZUoyRP4RmcBNMXn9ObXdoAoZnMuz1uyIfgEd9/hXakefaj+Ezr ZAcV8Eo55Y6gVaYKL5qTehJtIzHbrbCp2Nb9KPp+3qSN5Ux/DPo8naKqvAFjZi9fuzLZkk 54vTy1FBlAWrWOewb/Ihg1nR4TJJCxk= Received: from mx-prod-mc-08.mail-002.prod.us-west-2.aws.redhat.com (ec2-35-165-154-97.us-west-2.compute.amazonaws.com [35.165.154.97]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-499-kK9_vKDyNIOlTvjKsl5Qlw-1; Thu, 19 Mar 2026 13:48:56 -0400 X-MC-Unique: kK9_vKDyNIOlTvjKsl5Qlw-1 X-Mimecast-MFC-AGG-ID: kK9_vKDyNIOlTvjKsl5Qlw_1773942534 Received: from mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com [10.30.177.4]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mx-prod-mc-08.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS id 25F1918002F0; Thu, 19 Mar 2026 17:48:54 +0000 (UTC) Received: from p16v.luc.cera.cz (unknown [10.44.32.41]) by mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTP id E459B30002DF; Thu, 19 Mar 2026 17:48:49 +0000 (UTC) From: Ivan Vecera To: netdev@vger.kernel.org Cc: Arkadiusz Kubalewski , Jiri Pirko , Michal Schmidt , Petr Oros , Prathosh Satish , Simon Horman , Vadim Fedorenko , linux-kernel@vger.kernel.org, Conor Dooley , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, Pasi Vaananen Subject: [PATCH net-next 5/5] dpll: zl3073x: add ref-sync pair support Date: Thu, 19 Mar 2026 18:48:26 +0100 Message-ID: <20260319174826.7623-6-ivecera@redhat.com> In-Reply-To: <20260319174826.7623-1-ivecera@redhat.com> References: <20260319174826.7623-1-ivecera@redhat.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Scanned-By: MIMEDefang 3.4.1 on 10.30.177.4 Content-Type: text/plain; charset="utf-8" Add support for ref-sync pair registration using the 'ref-sync-sources' phandle property from device tree. A ref-sync pair consists of a clock reference and a low-frequency sync signal where the DPLL locks to the clock reference but phase-aligns to the sync reference. The implementation: - Stores fwnode handle in zl3073x_dpll_pin during pin registration - Adds ref_sync_get/set callbacks to read and write the sync control mode and pair registers - Validates ref-sync frequency constraints: sync signal must be 8 kHz or less, clock reference must be 1 kHz or more and higher than sync - Excludes sync source from automatic reference selection by setting its priority to NONE on connect; on disconnect the priority is left as NONE and the user must explicitly make the pin selectable again - Iterates ref-sync-sources phandles to register declared pairings via dpll_pin_ref_sync_pair_add() Signed-off-by: Ivan Vecera Reviewed-by: Petr Oros --- drivers/dpll/zl3073x/dpll.c | 207 +++++++++++++++++++++++++++++++++++- 1 file changed, 206 insertions(+), 1 deletion(-) diff --git a/drivers/dpll/zl3073x/dpll.c b/drivers/dpll/zl3073x/dpll.c index 276f0a92db0b1..8010e2635f641 100644 --- a/drivers/dpll/zl3073x/dpll.c +++ b/drivers/dpll/zl3073x/dpll.c @@ -13,6 +13,7 @@ #include #include #include +#include #include #include =20 @@ -30,6 +31,7 @@ * @dpll: DPLL the pin is registered to * @dpll_pin: pointer to registered dpll_pin * @tracker: tracking object for the acquired reference + * @fwnode: firmware node handle * @label: package label * @dir: pin direction * @id: pin id @@ -45,6 +47,7 @@ struct zl3073x_dpll_pin { struct zl3073x_dpll *dpll; struct dpll_pin *dpll_pin; dpll_tracker tracker; + struct fwnode_handle *fwnode; char label[8]; enum dpll_pin_direction dir; u8 id; @@ -184,6 +187,109 @@ zl3073x_dpll_input_pin_esync_set(const struct dpll_pi= n *dpll_pin, return zl3073x_ref_state_set(zldev, ref_id, &ref); } =20 +static int +zl3073x_dpll_input_pin_ref_sync_get(const struct dpll_pin *dpll_pin, + void *pin_priv, + const struct dpll_pin *ref_sync_pin, + void *ref_sync_pin_priv, + enum dpll_pin_state *state, + struct netlink_ext_ack *extack) +{ + struct zl3073x_dpll_pin *sync_pin =3D ref_sync_pin_priv; + struct zl3073x_dpll_pin *pin =3D pin_priv; + struct zl3073x_dpll *zldpll =3D pin->dpll; + struct zl3073x_dev *zldev =3D zldpll->dev; + const struct zl3073x_ref *ref; + u8 ref_id, mode, pair; + + ref_id =3D zl3073x_input_pin_ref_get(pin->id); + ref =3D zl3073x_ref_state_get(zldev, ref_id); + mode =3D zl3073x_ref_sync_mode_get(ref); + pair =3D zl3073x_ref_sync_pair_get(ref); + + if (mode =3D=3D ZL_REF_SYNC_CTRL_MODE_REFSYNC_PAIR && + pair =3D=3D zl3073x_input_pin_ref_get(sync_pin->id)) + *state =3D DPLL_PIN_STATE_CONNECTED; + else + *state =3D DPLL_PIN_STATE_DISCONNECTED; + + return 0; +} + +static int +zl3073x_dpll_input_pin_ref_sync_set(const struct dpll_pin *dpll_pin, + void *pin_priv, + const struct dpll_pin *ref_sync_pin, + void *ref_sync_pin_priv, + const enum dpll_pin_state state, + struct netlink_ext_ack *extack) +{ + struct zl3073x_dpll_pin *sync_pin =3D ref_sync_pin_priv; + struct zl3073x_dpll_pin *pin =3D pin_priv; + struct zl3073x_dpll *zldpll =3D pin->dpll; + struct zl3073x_dev *zldev =3D zldpll->dev; + u8 mode, ref_id, sync_ref_id; + struct zl3073x_chan chan; + struct zl3073x_ref ref; + int rc; + + ref_id =3D zl3073x_input_pin_ref_get(pin->id); + sync_ref_id =3D zl3073x_input_pin_ref_get(sync_pin->id); + ref =3D *zl3073x_ref_state_get(zldev, ref_id); + + if (state =3D=3D DPLL_PIN_STATE_CONNECTED) { + const struct zl3073x_ref *sync_ref; + u32 ref_freq, sync_freq; + + sync_ref =3D zl3073x_ref_state_get(zldev, sync_ref_id); + ref_freq =3D zl3073x_ref_freq_get(&ref); + sync_freq =3D zl3073x_ref_freq_get(sync_ref); + + /* Sync signal must be 8 kHz or less and clock reference + * must be 1 kHz or more and higher than the sync signal. + */ + if (sync_freq > 8000) { + NL_SET_ERR_MSG(extack, + "sync frequency must be 8 kHz or less"); + return -EINVAL; + } + if (ref_freq < 1000) { + NL_SET_ERR_MSG(extack, + "clock frequency must be 1 kHz or more"); + return -EINVAL; + } + if (ref_freq <=3D sync_freq) { + NL_SET_ERR_MSG(extack, + "clock frequency must be higher than sync frequency"); + return -EINVAL; + } + + zl3073x_ref_sync_pair_set(&ref, sync_ref_id); + mode =3D ZL_REF_SYNC_CTRL_MODE_REFSYNC_PAIR; + } else { + mode =3D ZL_REF_SYNC_CTRL_MODE_REFSYNC_PAIR_OFF; + } + + zl3073x_ref_sync_mode_set(&ref, mode); + + rc =3D zl3073x_ref_state_set(zldev, ref_id, &ref); + if (rc) + return rc; + + /* Exclude sync source from automatic reference selection by setting + * its priority to NONE. On disconnect the priority is left as NONE + * and the user must explicitly make the pin selectable again. + */ + if (state =3D=3D DPLL_PIN_STATE_CONNECTED) { + chan =3D *zl3073x_chan_state_get(zldev, zldpll->id); + zl3073x_chan_ref_prio_set(&chan, sync_ref_id, + ZL_DPLL_REF_PRIO_NONE); + return zl3073x_chan_state_set(zldev, zldpll->id, &chan); + } + + return 0; +} + static int zl3073x_dpll_input_pin_ffo_get(const struct dpll_pin *dpll_pin, void *pin_= priv, const struct dpll_device *dpll, void *dpll_priv, @@ -1100,6 +1206,8 @@ static const struct dpll_pin_ops zl3073x_dpll_input_p= in_ops =3D { .phase_adjust_set =3D zl3073x_dpll_input_pin_phase_adjust_set, .prio_get =3D zl3073x_dpll_input_pin_prio_get, .prio_set =3D zl3073x_dpll_input_pin_prio_set, + .ref_sync_get =3D zl3073x_dpll_input_pin_ref_sync_get, + .ref_sync_set =3D zl3073x_dpll_input_pin_ref_sync_set, .state_on_dpll_get =3D zl3073x_dpll_input_pin_state_on_dpll_get, .state_on_dpll_set =3D zl3073x_dpll_input_pin_state_on_dpll_set, }; @@ -1190,8 +1298,11 @@ zl3073x_dpll_pin_register(struct zl3073x_dpll_pin *p= in, u32 index) if (IS_ERR(props)) return PTR_ERR(props); =20 - /* Save package label, esync capability and phase adjust granularity */ + /* Save package label, fwnode, esync capability and phase adjust + * granularity. + */ strscpy(pin->label, props->package_label); + pin->fwnode =3D fwnode_handle_get(props->fwnode); pin->esync_control =3D props->esync_control; pin->phase_gran =3D props->dpll_props.phase_gran; =20 @@ -1236,6 +1347,8 @@ zl3073x_dpll_pin_register(struct zl3073x_dpll_pin *pi= n, u32 index) dpll_pin_put(pin->dpll_pin, &pin->tracker); pin->dpll_pin =3D NULL; err_pin_get: + fwnode_handle_put(pin->fwnode); + pin->fwnode =3D NULL; zl3073x_pin_props_put(props); =20 return rc; @@ -1265,6 +1378,9 @@ zl3073x_dpll_pin_unregister(struct zl3073x_dpll_pin *= pin) =20 dpll_pin_put(pin->dpll_pin, &pin->tracker); pin->dpll_pin =3D NULL; + + fwnode_handle_put(pin->fwnode); + pin->fwnode =3D NULL; } =20 /** @@ -1735,6 +1851,88 @@ zl3073x_dpll_free(struct zl3073x_dpll *zldpll) kfree(zldpll); } =20 +/** + * zl3073x_dpll_ref_sync_pair_register - register ref_sync pairs for a pin + * @pin: pointer to zl3073x_dpll_pin structure + * + * Iterates 'ref-sync-sources' phandles in the pin's firmware node and + * registers each declared pairing. + * + * Return: 0 on success, <0 on error + */ +static int +zl3073x_dpll_ref_sync_pair_register(struct zl3073x_dpll_pin *pin) +{ + struct zl3073x_dev *zldev =3D pin->dpll->dev; + struct fwnode_handle *fwnode; + struct dpll_pin *sync_pin; + dpll_tracker tracker; + int n, rc; + + for (n =3D 0; ; n++) { + /* Get n'th ref-sync source */ + fwnode =3D fwnode_find_reference(pin->fwnode, "ref-sync-sources", + n); + if (IS_ERR(fwnode)) { + rc =3D PTR_ERR(fwnode); + break; + } + + /* Find associated dpll pin */ + sync_pin =3D fwnode_dpll_pin_find(fwnode, &tracker); + fwnode_handle_put(fwnode); + if (!sync_pin) { + dev_warn(zldev->dev, "%s: ref-sync source %d not found", + pin->label, n); + continue; + } + + /* Register new ref-sync pair */ + rc =3D dpll_pin_ref_sync_pair_add(pin->dpll_pin, sync_pin); + dpll_pin_put(sync_pin, &tracker); + + /* -EBUSY means pairing already exists from another DPLL's + * registration. + */ + if (rc && rc !=3D -EBUSY) { + dev_err(zldev->dev, + "%s: failed to add ref-sync source %d: %pe", + pin->label, n, ERR_PTR(rc)); + break; + } + } + + return rc !=3D -ENOENT ? rc : 0; +} + +/** + * zl3073x_dpll_ref_sync_pairs_register - register ref_sync pairs for a DP= LL + * @zldpll: pointer to zl3073x_dpll structure + * + * Iterates all registered input pins of the given DPLL and establishes + * ref_sync pairings declared by 'ref-sync-sources' phandles in the + * device tree. + * + * Return: 0 on success, <0 on error + */ +static int +zl3073x_dpll_ref_sync_pairs_register(struct zl3073x_dpll *zldpll) +{ + struct zl3073x_dpll_pin *pin; + int rc; + + list_for_each_entry(pin, &zldpll->pins, list) { + if (!zl3073x_dpll_is_input_pin(pin) || !pin->fwnode) + continue; + + rc =3D zl3073x_dpll_ref_sync_pair_register(pin); + if (rc) + return rc; + } + + return 0; +} + /** * zl3073x_dpll_register - register DPLL device and all its pins * @zldpll: pointer to zl3073x_dpll structure @@ -1758,6 +1956,13 @@ zl3073x_dpll_register(struct zl3073x_dpll *zldpll) return rc; } =20 + rc =3D zl3073x_dpll_ref_sync_pairs_register(zldpll); + if (rc) { + zl3073x_dpll_pins_unregister(zldpll); + zl3073x_dpll_device_unregister(zldpll); + return rc; + } + return 0; } =20 --=20 2.52.0