From nobody Mon Apr 6 10:45:16 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2D7A13D34A6 for ; Thu, 19 Mar 2026 12:51:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924713; cv=none; b=moeOsuz1goayBIhGIZfrJkX8//H7MnwdxFPQm5fZqph0o1xYKG+LBbgA05OZp+rLeMScKUfVPnWTc0aTfErEDJ6kv4H33Uiy6LHrhVjuwTS3TDDk+locuSBAzV7HDShIV01EIuYMJGF/v6SETr0eCB6X8vCRPr9ACYhW81AC2jU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924713; c=relaxed/simple; bh=83dtIT5oXUu9VQ3yt83wM9GFvsK8Ud709A/ow9lTxYE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ZnJvdMBemleSlKouZ1tqr+K2W9AzTvYN6doZbcwySGhnKwhFAlc5bQF3lyAGeFT+OcePxLLfZPCJoeJUdaKWr6X4/YYV3V0awMAOBJiyTm+pyRCyHyMp9JFtxan/8oHo9GzyvkmCrdShKCAr/cEzuQIYjPs0HPxu9Gdo1pyLdzQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mWT4/5fe; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mWT4/5fe" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-4856cd3f1ffso9448545e9.3 for ; Thu, 19 Mar 2026 05:51:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773924707; x=1774529507; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=FmrWQyJhcf0p7+AYuVt2NrR1uydszBP0SJVhBH9DtNM=; b=mWT4/5feqcMS/L6l68017DatvhH8H6g66zPAA2REVELrMV0gxgbXvnDO0+zPpBu4cs WduYXeIVfMOkI0Nb2Zl1c6eBoTlQvbNFdp0l8PwMIXat1U6zsRZfEnCplebdtIGV9Jpk G5oQdE162AsIXXSdM8zsThPQAg3dTT8RBaP08vs+1nXxvVaCjWuNDacVPBNa4B38bejB E/hNUkj9JYLgS3ZDlgSl4uPtjGfxU4ODjaIyeAiFJguPPFL+9rw2168drCfIMinQ2Cng MJYsp4CDI5sBKa55j327mYf+5tvS/e6HUacvG1ckoSPA95niuSfUQCFaqXuQK0TqqHRR kSJg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773924707; x=1774529507; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=FmrWQyJhcf0p7+AYuVt2NrR1uydszBP0SJVhBH9DtNM=; b=tJpf1WTKD2uEddzLgLKZJAxmGOeVwJiu0PGdgQMC3GbrbFVm0+FvhYOxtlCgJ5LhJD 4YYJMkP93FsHTcVyUxbN7+TZYvUdkLWlLIxBW5KHWaJ1TjwaMOLCVuwCDQD/lPx3+4R+ YzsAkh/hiX3K90anh9o3pCOyTcqBndUjo2v+IqGO+APnc+5RhV6jpvPPL2cAdP//wSBF 2hAw4GUmMy4n2xM6+dn3YsEcTCMw+BzdyJoagIeo15a94d/d7F6vjYJ4GBw3JvZeezmo 6WY4GZyz3lr9HqaG24hq4ePL4JkY62iCS4P1Mwd9LL5QBdss0noms6g8JHEORfJGLl/4 xenA== X-Forwarded-Encrypted: i=1; AJvYcCWUHlsMPDK+9/t1b6+hsQ8xF1gmxk1kwNZA+aoEPiu9v9i+C/A9NEJFnPNYZcEu82A57IbLuhCUIZPSjAk=@vger.kernel.org X-Gm-Message-State: AOJu0YzeUDW3qMmn3ndNYRAJPdiwu0Cy3reXRDFn8WXiNPkzkAUEm9eX rV6Lnpx29/a6IOMhpcobsMhCCTKBEWvHNurvVGJY7c0volzaVDlhXTbY X-Gm-Gg: ATEYQzxgRl0h7T5rcnVaNkIH8JYx2d3c0+LtRWuokSwcxwCoqMbPVxUwRR8AZ5U0Yo5 rByK1EIYl3tIxsUp+b6UpOXNr2ufKNbb2QNH/39uXDQeDvOxYMCAqJJ+m+bVBmDJ7i8koZ5XzuR 9FhFwdWykgRk94iUkWGrxSbK9ujPaNuau/+VCMH4sNaGAy3EffzWWnC4YUZ/QpVuQx1EtcqnBn0 OgNgKJrxKmjlCXWikwMtPxDogyNWaVuqSTW+ETTxeJycImYFFNLc+in7Id+s8K9qE7lazFln9m0 HZF3OhljG2D0XJ04OcfINtKCNlFFVxWNnl6ZiKqN3B0TpLcpihAeXgzX1NLZBTYsd9YqsAPiuS2 vOLrV5F7AZbIuYg0tYW7ghngXQlDF6ynWRbgMVXru0E+M6diKdvwk2+Y/Pp3PhTpCkYTK9FfI/5 vguc2la76jEIsMy13/m5M0Q3A/llq2jVY= X-Received: by 2002:a05:600c:8483:b0:485:3f72:3230 with SMTP id 5b1f17b1804b1-486f4430051mr112487205e9.15.1773924707215; Thu, 19 Mar 2026 05:51:47 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:8326:7b31:bf82:d2d0]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f4bc96c6sm72382035e9.5.2026.03.19.05.51.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 05:51:46 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das , Conor Dooley Subject: [PATCH v6 01/10] dt-bindings: clock: Document RZ/G3L SoC Date: Thu, 19 Mar 2026 12:51:25 +0000 Message-ID: <20260319125143.230377-2-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> References: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document the device tree bindings for the Renesas RZ/G3L SoC Clock Pulse Generator (CPG). RZ/G3L CPG is similar to RZ/G2L CPG but has 5 clocks compared to 1 clock on other SoCs. Also define RZ/G3L (R9A08G046) Clock Pulse Generator Core Clocks, as listed in section 4.4.4.1 ("Block Diagram of the Clock System"), module clock outputs, as listed in section 4.4.2 ("Clock List r1.00") and add Reset definitions referring to registers CPG_RST_* in Section 4.4.3 ("Register") of the RZ/G3L Hardware User's Manual (Rev.1.00 Oct, 2025). Acked-by: Conor Dooley Signed-off-by: Biju Das --- v5->v6: * No change v4->v5: * No change v3->v4: * Updated commit description related to core clocks section in the hardware manual * Dropped CLK_P4_DIV2 from core clocks * Added MIPI_DSI_PLLCLK and USB_SCLK to core clocks * Dropped LVDS_PCLK module clock * Added BSC_X_PRESET_BSC reset v2->v3: * Added macros R9A08G046_ETH{0,1}_CLK_{TX,RX}_I_RMII. * Keep the tag from Conor as it is trivial change for just adding macros. v1->v2: * Documented external ethernet clocks as it is a clock source for MUX inside CPG * Updated commit description. * Keep the tag from Conor as it is trivial change for adding more clks. --- .../bindings/clock/renesas,rzg2l-cpg.yaml | 40 +- include/dt-bindings/clock/r9a08g046-cpg.h | 342 ++++++++++++++++++ 2 files changed, 377 insertions(+), 5 deletions(-) create mode 100644 include/dt-bindings/clock/r9a08g046-cpg.h diff --git a/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml= b/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml index 8c18616e5c4d..c0ce687d83ee 100644 --- a/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml +++ b/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml @@ -28,19 +28,30 @@ properties: - renesas,r9a07g044-cpg # RZ/G2{L,LC} - renesas,r9a07g054-cpg # RZ/V2L - renesas,r9a08g045-cpg # RZ/G3S + - renesas,r9a08g046-cpg # RZ/G3L - renesas,r9a09g011-cpg # RZ/V2M =20 reg: maxItems: 1 =20 clocks: - maxItems: 1 + minItems: 1 + items: + - description: Clock source to CPG can be either from external clock + input (EXCLK) or crystal oscillator (XIN/XOUT). + - description: ETH0 TXC clock input + - description: ETH0 RXC clock input + - description: ETH1 TXC clock input + - description: ETH1 RXC clock input =20 clock-names: - description: - Clock source to CPG can be either from external clock input (EXCLK) = or - crystal oscillator (XIN/XOUT). - const: extal + minItems: 1 + items: + - const: extal + - const: eth0_txc_tx_clk + - const: eth0_rxc_rx_clk + - const: eth1_txc_tx_clk + - const: eth1_rxc_rx_clk =20 '#clock-cells': description: | @@ -74,6 +85,25 @@ required: - '#power-domain-cells' - '#reset-cells' =20 +allOf: + - if: + properties: + compatible: + contains: + const: renesas,r9a08g046-cpg + then: + properties: + clocks: + minItems: 5 + clock-names: + minItems: 5 + else: + properties: + clocks: + maxItems: 1 + clock-names: + maxItems: 1 + additionalProperties: false =20 examples: diff --git a/include/dt-bindings/clock/r9a08g046-cpg.h b/include/dt-binding= s/clock/r9a08g046-cpg.h new file mode 100644 index 000000000000..56b98e98cf88 --- /dev/null +++ b/include/dt-bindings/clock/r9a08g046-cpg.h @@ -0,0 +1,342 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ +#ifndef __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ +#define __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ + +#include + +/* R9A08G046 CPG Core Clocks */ +#define R9A08G046_CLK_I 0 +#define R9A08G046_CLK_IC0 1 +#define R9A08G046_CLK_IC1 2 +#define R9A08G046_CLK_IC2 3 +#define R9A08G046_CLK_IC3 4 +#define R9A08G046_CLK_P0 5 +#define R9A08G046_CLK_P1 6 +#define R9A08G046_CLK_P2 7 +#define R9A08G046_CLK_P3 8 +#define R9A08G046_CLK_P4 9 +#define R9A08G046_CLK_P5 10 +#define R9A08G046_CLK_P6 11 +#define R9A08G046_CLK_P7 12 +#define R9A08G046_CLK_P8 13 +#define R9A08G046_CLK_P9 14 +#define R9A08G046_CLK_P10 15 +#define R9A08G046_CLK_P13 16 +#define R9A08G046_CLK_P14 17 +#define R9A08G046_CLK_P15 18 +#define R9A08G046_CLK_P16 19 +#define R9A08G046_CLK_P17 20 +#define R9A08G046_CLK_P18 21 +#define R9A08G046_CLK_P19 22 +#define R9A08G046_CLK_P20 23 +#define R9A08G046_CLK_M0 24 +#define R9A08G046_CLK_M1 25 +#define R9A08G046_CLK_M2 26 +#define R9A08G046_CLK_M3 27 +#define R9A08G046_CLK_M4 28 +#define R9A08G046_CLK_M5 29 +#define R9A08G046_CLK_M6 30 +#define R9A08G046_CLK_AT 31 +#define R9A08G046_CLK_B 32 +#define R9A08G046_CLK_ETHTX01 33 +#define R9A08G046_CLK_ETHTX02 34 +#define R9A08G046_CLK_ETHRX01 35 +#define R9A08G046_CLK_ETHRX02 36 +#define R9A08G046_CLK_ETHRM0 37 +#define R9A08G046_CLK_ETHTX11 38 +#define R9A08G046_CLK_ETHTX12 39 +#define R9A08G046_CLK_ETHRX11 40 +#define R9A08G046_CLK_ETHRX12 41 +#define R9A08G046_CLK_ETHRM1 42 +#define R9A08G046_CLK_G 43 +#define R9A08G046_CLK_HP 44 +#define R9A08G046_CLK_SD0 45 +#define R9A08G046_CLK_SD1 46 +#define R9A08G046_CLK_SD2 47 +#define R9A08G046_CLK_SPI0 48 +#define R9A08G046_CLK_SPI1 49 +#define R9A08G046_CLK_S0 50 +#define R9A08G046_CLK_SWD 51 +#define R9A08G046_OSCCLK 52 +#define R9A08G046_OSCCLK2 53 +#define R9A08G046_MIPI_DSI_PLLCLK 54 +#define R9A08G046_USB_SCLK 55 + +/* R9A08G046 Module Clocks */ +#define R9A08G046_CA55_SCLK 0 +#define R9A08G046_CA55_PCLK 1 +#define R9A08G046_CA55_ATCLK 2 +#define R9A08G046_CA55_GICCLK 3 +#define R9A08G046_CA55_PERICLK 4 +#define R9A08G046_CA55_ACLK 5 +#define R9A08G046_CA55_TSCLK 6 +#define R9A08G046_CA55_CORECLK0 7 +#define R9A08G046_CA55_CORECLK1 8 +#define R9A08G046_CA55_CORECLK2 9 +#define R9A08G046_CA55_CORECLK3 10 +#define R9A08G046_SRAM_ACPU_ACLK0 11 +#define R9A08G046_SRAM_ACPU_ACLK1 12 +#define R9A08G046_SRAM_ACPU_ACLK2 13 +#define R9A08G046_GIC600_GICCLK 14 +#define R9A08G046_IA55_CLK 15 +#define R9A08G046_IA55_PCLK 16 +#define R9A08G046_MHU_PCLK 17 +#define R9A08G046_SYC_CNT_CLK 18 +#define R9A08G046_DMAC_ACLK 19 +#define R9A08G046_DMAC_PCLK 20 +#define R9A08G046_OSTM0_PCLK 21 +#define R9A08G046_OSTM1_PCLK 22 +#define R9A08G046_OSTM2_PCLK 23 +#define R9A08G046_MTU_X_MCK_MTU3 24 +#define R9A08G046_POE3_CLKM_POE 25 +#define R9A08G046_GPT_PCLK 26 +#define R9A08G046_POEG_A_CLKP 27 +#define R9A08G046_POEG_B_CLKP 28 +#define R9A08G046_POEG_C_CLKP 29 +#define R9A08G046_POEG_D_CLKP 30 +#define R9A08G046_WDT0_PCLK 31 +#define R9A08G046_WDT0_CLK 32 +#define R9A08G046_WDT1_PCLK 33 +#define R9A08G046_WDT1_CLK 34 +#define R9A08G046_WDT2_PCLK 35 +#define R9A08G046_WDT2_CLK 36 +#define R9A08G046_XSPI_HCLK 37 +#define R9A08G046_XSPI_ACLK 38 +#define R9A08G046_XSPI_CLK 39 +#define R9A08G046_XSPI_CLKX2 40 +#define R9A08G046_SDHI0_IMCLK 41 +#define R9A08G046_SDHI0_IMCLK2 42 +#define R9A08G046_SDHI0_CLK_HS 43 +#define R9A08G046_SDHI0_IACLKS 44 +#define R9A08G046_SDHI0_IACLKM 45 +#define R9A08G046_SDHI1_IMCLK 46 +#define R9A08G046_SDHI1_IMCLK2 47 +#define R9A08G046_SDHI1_CLK_HS 48 +#define R9A08G046_SDHI1_IACLKS 49 +#define R9A08G046_SDHI1_IACLKM 50 +#define R9A08G046_SDHI2_IMCLK 51 +#define R9A08G046_SDHI2_IMCLK2 52 +#define R9A08G046_SDHI2_CLK_HS 53 +#define R9A08G046_SDHI2_IACLKS 54 +#define R9A08G046_SDHI2_IACLKM 55 +#define R9A08G046_GE3D_CLK 56 +#define R9A08G046_GE3D_AXI_CLK 57 +#define R9A08G046_GE3D_ACE_CLK 58 +#define R9A08G046_ISU_ACLK 59 +#define R9A08G046_ISU_PCLK 60 +#define R9A08G046_H264_CLK_A 61 +#define R9A08G046_H264_CLK_P 62 +#define R9A08G046_CRU_SYSCLK 63 +#define R9A08G046_CRU_VCLK 64 +#define R9A08G046_CRU_PCLK 65 +#define R9A08G046_CRU_ACLK 66 +#define R9A08G046_MIPI_DSI_SYSCLK 67 +#define R9A08G046_MIPI_DSI_ACLK 68 +#define R9A08G046_MIPI_DSI_PCLK 69 +#define R9A08G046_MIPI_DSI_VCLK 70 +#define R9A08G046_MIPI_DSI_LPCLK 71 +#define R9A08G046_LVDS_PLLCLK 72 +#define R9A08G046_LVDS_CLK_DOT0 73 +#define R9A08G046_LCDC_CLK_A 74 +#define R9A08G046_LCDC_CLK_D 75 +#define R9A08G046_LCDC_CLK_P 76 +#define R9A08G046_SSI0_PCLK2 77 +#define R9A08G046_SSI0_PCLK_SFR 78 +#define R9A08G046_SSI1_PCLK2 79 +#define R9A08G046_SSI1_PCLK_SFR 80 +#define R9A08G046_SSI2_PCLK2 81 +#define R9A08G046_SSI2_PCLK_SFR 82 +#define R9A08G046_SSI3_PCLK2 83 +#define R9A08G046_SSI3_PCLK_SFR 84 +#define R9A08G046_USB_U2H0_HCLK 85 +#define R9A08G046_USB_U2H1_HCLK 86 +#define R9A08G046_USB_U2P0_EXR_CPUCLK 87 +#define R9A08G046_USB_U2P1_EXR_CPUCLK 88 +#define R9A08G046_USB_PCLK 89 +#define R9A08G046_ETH0_CLK_AXI 90 +#define R9A08G046_ETH0_CLK_CHI 91 +#define R9A08G046_ETH0_CLK_TX_I 92 +#define R9A08G046_ETH0_CLK_RX_I 93 +#define R9A08G046_ETH0_CLK_TX_180_I 94 +#define R9A08G046_ETH0_CLK_RX_180_I 95 +#define R9A08G046_ETH0_CLK_RMII_I 96 +#define R9A08G046_ETH0_CLK_PTP_REF_I 97 +#define R9A08G046_ETH0_CLK_TX_I_RMII 98 +#define R9A08G046_ETH0_CLK_RX_I_RMII 99 +#define R9A08G046_ETH1_CLK_AXI 100 +#define R9A08G046_ETH1_CLK_CHI 101 +#define R9A08G046_ETH1_CLK_TX_I 102 +#define R9A08G046_ETH1_CLK_RX_I 103 +#define R9A08G046_ETH1_CLK_TX_180_I 104 +#define R9A08G046_ETH1_CLK_RX_180_I 105 +#define R9A08G046_ETH1_CLK_RMII_I 106 +#define R9A08G046_ETH1_CLK_PTP_REF_I 107 +#define R9A08G046_ETH1_CLK_TX_I_RMII 108 +#define R9A08G046_ETH1_CLK_RX_I_RMII 109 +#define R9A08G046_I2C0_PCLK 110 +#define R9A08G046_I2C1_PCLK 111 +#define R9A08G046_I2C2_PCLK 112 +#define R9A08G046_I2C3_PCLK 113 +#define R9A08G046_SCIF0_CLK_PCK 114 +#define R9A08G046_SCIF1_CLK_PCK 115 +#define R9A08G046_SCIF2_CLK_PCK 116 +#define R9A08G046_SCIF3_CLK_PCK 117 +#define R9A08G046_SCIF4_CLK_PCK 118 +#define R9A08G046_SCIF5_CLK_PCK 119 +#define R9A08G046_RSCI0_PCLK 120 +#define R9A08G046_RSCI0_TCLK 121 +#define R9A08G046_RSCI1_PCLK 122 +#define R9A08G046_RSCI1_TCLK 123 +#define R9A08G046_RSCI2_PCLK 124 +#define R9A08G046_RSCI2_TCLK 125 +#define R9A08G046_RSCI3_PCLK 126 +#define R9A08G046_RSCI3_TCLK 127 +#define R9A08G046_RSPI0_PCLK 128 +#define R9A08G046_RSPI0_TCLK 129 +#define R9A08G046_RSPI1_PCLK 130 +#define R9A08G046_RSPI1_TCLK 131 +#define R9A08G046_RSPI2_PCLK 132 +#define R9A08G046_RSPI2_TCLK 133 +#define R9A08G046_CANFD_PCLK 134 +#define R9A08G046_CANFD_CLK_RAM 135 +#define R9A08G046_GPIO_HCLK 136 +#define R9A08G046_ADC0_ADCLK 137 +#define R9A08G046_ADC0_PCLK 138 +#define R9A08G046_ADC1_ADCLK 138 +#define R9A08G046_ADC1_PCLK 140 +#define R9A08G046_TSU_PCLK 141 +#define R9A08G046_PDM_PCLK 142 +#define R9A08G046_PDM_CCLK 143 +#define R9A08G046_PCI_ACLK 144 +#define R9A08G046_PCI_CLKL1PM 145 +#define R9A08G046_PCI_CLK_PMU 146 +#define R9A08G046_SPDIF_PCLK 147 +#define R9A08G046_I3C_TCLK 148 +#define R9A08G046_I3C_PCLK 149 +#define R9A08G046_VBAT_BCLK 150 +#define R9A08G046_BSC_X_BCK_BSC 151 + +/* R9A08G046 Resets */ +#define R9A08G046_CA55_RST0_0 0 +#define R9A08G046_CA55_RST0_1 1 +#define R9A08G046_CA55_RST0_2 2 +#define R9A08G046_CA55_RST0_3 3 +#define R9A08G046_CA55_RST4_0 4 +#define R9A08G046_CA55_RST4_1 5 +#define R9A08G046_CA55_RST4_2 6 +#define R9A08G046_CA55_RST4_3 7 +#define R9A08G046_CA55_RST8 8 +#define R9A08G046_CA55_RST9 9 +#define R9A08G046_CA55_RST10 10 +#define R9A08G046_CA55_RST11 11 +#define R9A08G046_CA55_RST12 12 +#define R9A08G046_CA55_RST13 13 +#define R9A08G046_CA55_RST14 14 +#define R9A08G046_CA55_RST15 15 +#define R9A08G046_CA55_RST16 16 +#define R9A08G046_SRAM_ACPU_ARESETN0 17 +#define R9A08G046_SRAM_ACPU_ARESETN1 18 +#define R9A08G046_SRAM_ACPU_ARESETN2 19 +#define R9A08G046_GIC600_GICRESET_N 20 +#define R9A08G046_GIC600_DBG_GICRESET_N 21 +#define R9A08G046_IA55_RESETN 22 +#define R9A08G046_MHU_RESETN 23 +#define R9A08G046_SYC_RESETN 24 +#define R9A08G046_DMAC_ARESETN 25 +#define R9A08G046_DMAC_RST_ASYNC 26 +#define R9A08G046_GTM0_PRESETZ 27 +#define R9A08G046_GTM1_PRESETZ 28 +#define R9A08G046_GTM2_PRESETZ 29 +#define R9A08G046_MTU_X_PRESET_MTU3 30 +#define R9A08G046_POE3_RST_M_REG 31 +#define R9A08G046_GPT_RST_C 32 +#define R9A08G046_POEG_A_RST 33 +#define R9A08G046_POEG_B_RST 34 +#define R9A08G046_POEG_C_RST 35 +#define R9A08G046_POEG_D_RST 36 +#define R9A08G046_WDT0_PRESETN 37 +#define R9A08G046_WDT1_PRESETN 38 +#define R9A08G046_WDT2_PRESETN 39 +#define R9A08G046_XSPI_HRESETN 40 +#define R9A08G046_XSPI_ARESETN 41 +#define R9A08G046_SDHI0_IXRST 42 +#define R9A08G046_SDHI1_IXRST 43 +#define R9A08G046_SDHI2_IXRST 44 +#define R9A08G046_SDHI0_IXRSTAXIM 45 +#define R9A08G046_SDHI0_IXRSTAXIS 46 +#define R9A08G046_SDHI1_IXRSTAXIM 47 +#define R9A08G046_SDHI1_IXRSTAXIS 48 +#define R9A08G046_SDHI2_IXRSTAXIM 49 +#define R9A08G046_SDHI2_IXRSTAXIS 50 +#define R9A08G046_GE3D_RESETN 51 +#define R9A08G046_GE3D_AXI_RESETN 52 +#define R9A08G046_GE3D_ACE_RESETN 53 +#define R9A08G046_ISU_ARESETN 54 +#define R9A08G046_ISU_PRESETN 55 +#define R9A08G046_H264_X_RESET_VCP 56 +#define R9A08G046_H264_CP_PRESET_P 57 +#define R9A08G046_CRU_CMN_RSTB 58 +#define R9A08G046_CRU_PRESETN 59 +#define R9A08G046_CRU_ARESETN 60 +#define R9A08G046_MIPI_DSI_CMN_RSTB 61 +#define R9A08G046_MIPI_DSI_ARESET_N 62 +#define R9A08G046_MIPI_DSI_PRESET_N 63 +#define R9A08G046_LCDC_RESET_N 64 +#define R9A08G046_SSI0_RST_M2_REG 65 +#define R9A08G046_SSI1_RST_M2_REG 66 +#define R9A08G046_SSI2_RST_M2_REG 67 +#define R9A08G046_SSI3_RST_M2_REG 68 +#define R9A08G046_USB_U2H0_HRESETN 69 +#define R9A08G046_USB_U2H1_HRESETN 70 +#define R9A08G046_USB_U2P0_EXL_SYSRST 71 +#define R9A08G046_USB_PRESETN 72 +#define R9A08G046_USB_U2P1_EXL_SYSRST 73 +#define R9A08G046_ETH0_ARESET_N 74 +#define R9A08G046_ETH1_ARESET_N 75 +#define R9A08G046_I2C0_MRST 76 +#define R9A08G046_I2C1_MRST 77 +#define R9A08G046_I2C2_MRST 78 +#define R9A08G046_I2C3_MRST 79 +#define R9A08G046_SCIF0_RST_SYSTEM_N 80 +#define R9A08G046_SCIF1_RST_SYSTEM_N 81 +#define R9A08G046_SCIF2_RST_SYSTEM_N 82 +#define R9A08G046_SCIF3_RST_SYSTEM_N 83 +#define R9A08G046_SCIF4_RST_SYSTEM_N 84 +#define R9A08G046_SCIF5_RST_SYSTEM_N 85 +#define R9A08G046_RSPI0_PRESETN 86 +#define R9A08G046_RSPI1_PRESETN 87 +#define R9A08G046_RSPI2_PRESETN 88 +#define R9A08G046_RSPI0_TRESETN 89 +#define R9A08G046_RSPI1_TRESETN 90 +#define R9A08G046_RSPI2_TRESETN 91 +#define R9A08G046_CANFD_RSTP_N 92 +#define R9A08G046_CANFD_RSTC_N 93 +#define R9A08G046_GPIO_RSTN 94 +#define R9A08G046_GPIO_PORT_RESETN 95 +#define R9A08G046_GPIO_SPARE_RESETN 96 +#define R9A08G046_ADC0_PRESETN 97 +#define R9A08G046_ADC0_ADRST_N 98 +#define R9A08G046_ADC1_PRESETN 99 +#define R9A08G046_ADC1_ADRST_N 100 +#define R9A08G046_TSU_PRESETN 101 +#define R9A08G046_PDM_PRESETN 102 +#define R9A08G046_PCI_ARESETN 103 +#define R9A08G046_SPDIF_RST 104 +#define R9A08G046_I3C_TRESETN 105 +#define R9A08G046_I3C_PRESETN 106 +#define R9A08G046_VBAT_BRESETN 107 +#define R9A08G046_RSCI0_PRESETN 108 +#define R9A08G046_RSCI1_PRESETN 109 +#define R9A08G046_RSCI2_PRESETN 110 +#define R9A08G046_RSCI3_PRESETN 111 +#define R9A08G046_RSCI0_TRESETN 112 +#define R9A08G046_RSCI1_TRESETN 113 +#define R9A08G046_RSCI2_TRESETN 114 +#define R9A08G046_RSCI3_TRESETN 115 +#define R9A08G046_LVDS_RESET_N 116 +#define R9A08G046_BSC_X_PRESET_BSC 117 + +#endif /* __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ */ --=20 2.43.0 From nobody Mon Apr 6 10:45:16 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E81693D3CE0 for ; Thu, 19 Mar 2026 12:51:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924713; cv=none; b=tUyPaPBDbKHrKZqW9/RQ1bOJKZV9zyh2e2+nHcYqfHCz22Smtn2Kf2MHtGPO5QB04yxJy5eI/1Bx1ZTrYnAyc0BWjCduwYCTTP8aX4rl2T/VFpiwd6/bofRaSv4YczbJxT88GHrT6c5qeERvQa697WllI2A7L3WhhO7GlJwa8uw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924713; c=relaxed/simple; bh=13nlmgKUi2L3SFuhrtpRQP7Xi9vDHvMQ4eDV9H5RuXE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=oDNDG2VrDX/FmfKhB027a92jXpCX3HgHv2RV1K9GIJ8Xfsa/ulDhK7DpDMR/foNcgjWEi92gXiwkkOuTAtgGPS4Rn5zmds85tLgR++WPu1zbmFSam08N75KraTNF7CuikQR51x/kXvvOC9eoAd2X6BTISrTPPevupoMfoQFDd9k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=GyTogDT/; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="GyTogDT/" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-4852a9c6309so9161365e9.0 for ; Thu, 19 Mar 2026 05:51:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773924708; x=1774529508; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1IJjVj2MnHDjyrhWL7FSsTysjS0+QIuDubq260+aLGQ=; b=GyTogDT/gNQG0a+u5ye2DWAdqaF36U1mM28u+WiABcrMMwQbpZFyZSLluaXzybm1oo gWWPl8+8WSaSJVjoAqr/SAh+rQIqSKXPuANHeRz38CG6vIGNrhaD9MmqNIbBWm4q159C 769kO4DjNMsOxoNptGx/uCILMq/OJcoi+LfxDe4t5cnEOnn647WHjczYmphf02eK7llo ZGrrKOWoJXO3ogPN7/siNxrOK/zsZlpUD3NkfO3Yi2gHEmXImOmuTu+mUK+4I/G5/Yjc vKJszAWr6u49jTyq0NI5spfVJ9vs/RLmJMnCLQCVO20DO1ItHUD0JuCltPSjKuf3BRVe dy3A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773924708; x=1774529508; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=1IJjVj2MnHDjyrhWL7FSsTysjS0+QIuDubq260+aLGQ=; b=k2/jVlkSrKgw3MW5IjD5V+zb7p/X0vQmhJEClNCGzlvdY0bplc9xE9QFjkfwFABCDb QxMvN8LMHLILnaeEKrQ8Eke4aQTInBhXuoYf1C4sfk0OLDkFlrYOYVmO4Gkwd9/vn94l r4uzOClszxvJ65tLPAW99PW+Itq1oVzD+VnjW5K0ZGWr9KWJWNBY4upvljSz1toRtCIZ uR/9dZv5hHjcw3sz4FoCEo8X0iLG71aBZJ6b6rO6iyOaXMoIkAAVEqYiMtmhQb+JgPpg srWPyG3/4jgGjEjzvzUJ0TcQZtiYjcbxXOLXSxZSM6/Gy5TGbyugEP6uzR/PoAccVYFv WHZQ== X-Forwarded-Encrypted: i=1; AJvYcCUmHEuHpaa4a1ja5DBOEdXOqGnFLHDUu66UmAPtbSauNEc5G80TtVEZJo3VcVBZSGXRL+KgG7jXjKMKaEQ=@vger.kernel.org X-Gm-Message-State: AOJu0YyN6339uviRfHPI1Rc6yAzYKf+95ZsQ91Zt/ZXJ1EBImsJ7hE97 Dngx6KztM70u7b2INkWYVKG4X2W4DwncC6a1C/noZuL79J1gZNR2X1FC X-Gm-Gg: ATEYQzwI92fGUk8Bnr4j6Q4SiucFesXXZMBvHk0dMoa5/FeIvVomFDK8iSrpWi4nZ0P 0ivUJweW7WFuu8y7t/oajk5l+Ip5ncLoGTbIRRj5uQwKnV4R1T5lWA+4ESuTRuhEc2ogK1i4gN6 xlVSMfgehTsh1xxYrMDvY++ir8mf2GTIwxL88n005uzWD9kEYKvdGGU55nTAffysTIufLaL3bgh ogY7fiGA3q72ypWJKcFpu9eADUQF/WNXpKGxQglBmXVdaaobLZavEP+gCcWSgREqxPQr/IQE3EP 7ahq8HYF0cAwgtHrHTitvFLkyPQN39rr7sGUSOjvgxA1C7U3RCa3vjSd3Evbisfq3UdRHKqltH6 xipsfa35ds3MJsmCHmUdaFQV4ianys1ZBgyls1gSPVPMch2iouOd3oDr2n38bioU8w9xdVwzySy oWApY8UOy//HKm+jqx2oAfgkVTxRRSusE= X-Received: by 2002:a05:600c:64c5:b0:486:fcdf:c065 with SMTP id 5b1f17b1804b1-486fcdfc16dmr16482005e9.27.1773924707968; Thu, 19 Mar 2026 05:51:47 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:8326:7b31:bf82:d2d0]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f4bc96c6sm72382035e9.5.2026.03.19.05.51.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 05:51:47 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Philipp Zabel Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v6 02/10] clk: renesas: rzg2l-cpg: Add support for critical resets Date: Thu, 19 Mar 2026 12:51:26 +0000 Message-ID: <20260319125143.230377-3-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> References: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Some reset lines must remain deasserted at all times after boot, as asserting them would disable critical system functionality with no owning driver to restore them. This mirrors the existing crit_mod_clks mechanism which protects critical module clocks from being disabled. On RZ/G2L family SoCs, the DMA reset must be remain deasserted for routing some peripheral interrupts to CPU. Add crit_resets and num_crit_resets fields to struct rzg2l_cpg_info to allow SoC-specific data tables to declare reset IDs that must never be asserted. Introduce rzg2l_cpg_deassert_crit_resets() to iterate over all critical resets and deassert them. Call it both at probe time and during resume to ensure critical peripherals are held out of reset after power-on and suspend/resume cycles. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v5->v6: * Moved loop variable declaration inside for loops in __rzg2l_cpg_assert() and rzg2l_cpg_deassert_crit_resets() * Collected tag v4->v5: * No change v4: * Moved this patch from [1] as it is boot-dependent [1] https://lore.kernel.org/all/20260306134228.871815-1-biju.das.jz@bp.ren= esas.com/ --- drivers/clk/renesas/rzg2l-cpg.c | 30 ++++++++++++++++++++++++++++++ drivers/clk/renesas/rzg2l-cpg.h | 7 +++++++ 2 files changed, 37 insertions(+) diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index c0584bab58a3..f9e4af7f49d0 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -1765,6 +1765,13 @@ static int __rzg2l_cpg_assert(struct reset_controlle= r_dev *rcdev, dev_dbg(rcdev->dev, "%s id:%ld offset:0x%x\n", assert ? "assert" : "deassert", id, CLK_RST_R(reg)); =20 + if (assert) { + for (unsigned int i =3D 0; i < priv->info->num_crit_resets; i++) { + if (id =3D=3D priv->info->crit_resets[i]) + return 0; + } + } + if (!assert) value |=3D mask; writel(value, priv->base + CLK_RST_R(reg)); @@ -1802,6 +1809,20 @@ static int rzg2l_cpg_deassert(struct reset_controlle= r_dev *rcdev, return __rzg2l_cpg_assert(rcdev, id, false); } =20 +static int rzg2l_cpg_deassert_crit_resets(struct reset_controller_dev *rcd= ev, + const struct rzg2l_cpg_info *info) +{ + int ret; + + for (unsigned int i =3D 0; i < info->num_crit_resets; i++) { + ret =3D rzg2l_cpg_deassert(rcdev, info->crit_resets[i]); + if (ret) + return ret; + } + + return 0; +} + static int rzg2l_cpg_reset(struct reset_controller_dev *rcdev, unsigned long id) { @@ -2051,6 +2072,10 @@ static int __init rzg2l_cpg_probe(struct platform_de= vice *pdev) if (error) return error; =20 + error =3D rzg2l_cpg_deassert_crit_resets(&priv->rcdev, info); + if (error) + return error; + debugfs_create_file("mstop", 0444, NULL, priv, &rzg2l_mod_clock_mstop_fop= s); return 0; } @@ -2058,6 +2083,11 @@ static int __init rzg2l_cpg_probe(struct platform_de= vice *pdev) static int rzg2l_cpg_resume(struct device *dev) { struct rzg2l_cpg_priv *priv =3D dev_get_drvdata(dev); + int ret; + + ret =3D rzg2l_cpg_deassert_crit_resets(&priv->rcdev, priv->info); + if (ret) + return ret; =20 rzg2l_mod_clock_init_mstop(priv); =20 diff --git a/drivers/clk/renesas/rzg2l-cpg.h b/drivers/clk/renesas/rzg2l-cp= g.h index 55e815be16c8..af0a003d93f7 100644 --- a/drivers/clk/renesas/rzg2l-cpg.h +++ b/drivers/clk/renesas/rzg2l-cpg.h @@ -276,6 +276,9 @@ struct rzg2l_reset { * @crit_mod_clks: Array with Module Clock IDs of critical clocks that * should not be disabled without a knowledgeable driver * @num_crit_mod_clks: Number of entries in crit_mod_clks[] + * @crit_resets: Array with Reset IDs of critical resets that should not be + * asserted without a knowledgeable driver + * @num_crit_resets: Number of entries in crit_resets[] * @has_clk_mon_regs: Flag indicating whether the SoC has CLK_MON registers */ struct rzg2l_cpg_info { @@ -302,6 +305,10 @@ struct rzg2l_cpg_info { const unsigned int *crit_mod_clks; unsigned int num_crit_mod_clks; =20 + /* Critical Resets that should not be asserted */ + const unsigned int *crit_resets; + unsigned int num_crit_resets; + bool has_clk_mon_regs; }; =20 --=20 2.43.0 From nobody Mon Apr 6 10:45:16 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BF8153D3CEB for ; Thu, 19 Mar 2026 12:51:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924715; cv=none; b=r9toRpGd0ssq18+yNlP/ns7e+o1vZttd3Zv4Ok/IStamfXEUW142bRg7nvztp2xrad2XVUJ/MubeVB5G863HQjv5baHp7s2i5WBjPMeWm4Gswr2CLjdREmlxmn+F23YtcFc38Xtn5PNNFNHVKKmfPZCi4zmLwzFtamIYIhhP+/s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924715; c=relaxed/simple; bh=39hByDfnJCYJ6oNajHKlGBkMVQZYZzfguxphvzS36s0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=D4xIo7eJ7PZpvXjFPJl56Z1w9cwjSWFELFIK7Zhlmit6vSd5PFgTysgWVstMj+Y5HT/79oYkWcyMiXRj6NWmx3II2xkhKcIB2VQyYXvszYEsXcthxkBFdpyZ7zyuTvIZOGL6UshYvIzAURRYp5IWTreS3p4bAZykkYJl8ZZ8Q20= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=iO1iv2ep; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="iO1iv2ep" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-48540d21f7dso9835845e9.0 for ; Thu, 19 Mar 2026 05:51:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773924709; x=1774529509; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=uKjoORFNgZSvdSOmuonOe/FlsQBgRaSi4rKz8f+gvh4=; b=iO1iv2epCo6+8VGGDoINogEyl+XmF0DC9ZC+VK+aXhvP/M3KKYU/lE0vXORef3SJhs dxJ66qRGJ/RB0g176mb35BazgEkzychnbq46Pi7vlFhh6M6GsuCZQRrXp2ZBjzCZUkAx ngUkO+8qAR+YcL0DkmccbxbiHOAlewpTnk+rDJ1MHwMH8JMrtvE3NH9Wtvv+BXa5WfDg aY1VB0R2Bm+NckK8Xd6GpdCfCfA78/GnXqIQ+GUnpWa49mSouIn8RV29HCgEcXIVNnU/ dYgNc16/t9684XeZ+E+neW0LWkaPADWv0YVxk5+iqFK++6I+KMT2dCQnRg0tQTwJtQag XzMA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773924709; x=1774529509; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=uKjoORFNgZSvdSOmuonOe/FlsQBgRaSi4rKz8f+gvh4=; b=O6oCj3FsNpqY/yKyeQNGnifxoWU35XESZwZv0XtgWAYn/SBdVysxziQkghkXWs+nUR NwIXxvtwu5XoAPXP8h7KupKfoVrU0TpMjwcNLBA4FYXvYVoWt1g4m/v5YxkosC+L180O 8KtetD1wjtJj82D8VW27CnEZbDNb2aWkfmT4qFts6u1fKuXc4d/JzMPmorM1+Cm4O7Ch +83qbtTbxkJDQy/sifGCR27hHW3Vujk91zp//8hK449S8PK9OPjjv7SDcUqkExjEGiDT DucEEgwuK8IdGQfCm3UjR54Sqd0TMcLLk6Si7v9Ucf4pLZdhv0QDqNNBO9CUMfhfK5iN lvXw== X-Forwarded-Encrypted: i=1; AJvYcCUzMY2t1oYXNV6/8Upq4A+t8vu3RwJNwSzMJgDIA+zNXJWJMuSdHa0TdF0mPGl0QIPdmNw5tg6csCHY2ck=@vger.kernel.org X-Gm-Message-State: AOJu0YzHgTT9A+aqfp87AVsBG50QBLh7jPa4tWp2naZ/KUKrcVSa0N3P Flj1BiawI8H7Qr+DALOxRgig564lOym1kv0gqBWVsn/vBrJMtkCkG/Vj X-Gm-Gg: ATEYQzwNx4IbpFKfTx8YsNS2gLdCPMvtbosHmIMxpz7KorJ3EznFMbaW/1pfpaBsBr+ vjmGzZbw7CkQNAMWIBKKpT91+sVoRlk1/VNkCG8Zi5WlqcbzXx8wpjz7OJ2Wk/EquIEQQtaVWvh XneAb32LaYh7un9o7+MP4Dmia6fKBfJ/O5brDwW+7PMX0O5J0r95i2fFut79dXpj6a9DDgNEfF6 MPfYtuegsXIr2ll7mWTVaw7AxlwIf3CMsZBD7r3qqc+uw6BFSE5COCJEGZ0UkU6iI32PSUQPdSr 6CHCQ/F80BNrBvFJmjQhSQbRp/5DcLILo2gPa53VYPhHhu0xRA921MVOShG/q7Ahz/oRMdp7rcM IVcjqjf/Bd6/92rXYRGc1MwMtHEaHdC/qzWezxhi0XlX857vPV6JBlZ84jlUNFuluRv/KbrGvm8 DxfhM7T/Kfpdc4OasnIJ66fgKLPBzAVPg= X-Received: by 2002:a05:600c:1c2a:b0:485:34b3:8587 with SMTP id 5b1f17b1804b1-486f443756cmr115583065e9.10.1773924708677; Thu, 19 Mar 2026 05:51:48 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:8326:7b31:bf82:d2d0]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f4bc96c6sm72382035e9.5.2026.03.19.05.51.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 05:51:48 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Philipp Zabel Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v6 03/10] clk: renesas: r9a07g04{3,4}/r9a08g045-cpg: Add critical reset entries Date: Thu, 19 Mar 2026 12:51:27 +0000 Message-ID: <20260319125143.230377-4-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> References: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The RZ/G2L SoC family requires DMA resets to be deasserted for routing some peripheral interrupts to the CPU. Asserting these resets after boot would silently break interrupt delivery with no driver to restore them. Mark the DMA resets as critical by adding them to the crit_resets table in the SoC-specific rzg2l_cpg_info for r9a07g043, r9a07g044, and r9a08g045, preventing __rzg2l_cpg_assert() from asserting them and ensuring they are deasserted during probe and resume. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v5->v6: * Replaced r9a07g043_critical_resets[] -> r9a07g043_crit_resets[] for consistency * Collected tag v4->v5: * No change v4: * Moved this patch from [1] as it is boot-dependent [1] https://lore.kernel.org/all/20260306134228.871815-1-biju.das.jz@bp.ren= esas.com/ --- drivers/clk/renesas/r9a07g043-cpg.c | 8 ++++++++ drivers/clk/renesas/r9a07g044-cpg.c | 13 +++++++++++++ drivers/clk/renesas/r9a08g045-cpg.c | 9 +++++++++ 3 files changed, 30 insertions(+) diff --git a/drivers/clk/renesas/r9a07g043-cpg.c b/drivers/clk/renesas/r9a0= 7g043-cpg.c index 33e9a1223c72..99864c5a4cc8 100644 --- a/drivers/clk/renesas/r9a07g043-cpg.c +++ b/drivers/clk/renesas/r9a07g043-cpg.c @@ -379,6 +379,11 @@ static const unsigned int r9a07g043_crit_mod_clks[] __= initconst =3D { MOD_CLK_BASE + R9A07G043_DMAC_ACLK, }; =20 +static const unsigned int r9a07g043_crit_resets[] =3D { + R9A07G043_DMAC_ARESETN, + R9A07G043_DMAC_RST_ASYNC, +}; + #ifdef CONFIG_ARM64 static const unsigned int r9a07g043_no_pm_mod_clks[] =3D { MOD_CLK_BASE + R9A07G043_CRU_SYSCLK, @@ -420,5 +425,8 @@ const struct rzg2l_cpg_info r9a07g043_cpg_info =3D { .num_resets =3D R9A07G043_IAX45_RESETN + 1, /* Last reset ID + 1 */ #endif =20 + /* Critical Resets */ + .crit_resets =3D r9a07g043_crit_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a07g043_crit_resets), .has_clk_mon_regs =3D true, }; diff --git a/drivers/clk/renesas/r9a07g044-cpg.c b/drivers/clk/renesas/r9a0= 7g044-cpg.c index 0dd264877b9a..7f1405cab9c3 100644 --- a/drivers/clk/renesas/r9a07g044-cpg.c +++ b/drivers/clk/renesas/r9a07g044-cpg.c @@ -489,6 +489,11 @@ static const unsigned int r9a07g044_crit_mod_clks[] __= initconst =3D { MOD_CLK_BASE + R9A07G044_DMAC_ACLK, }; =20 +static const unsigned int r9a07g044_critical_resets[] =3D { + R9A07G044_DMAC_ARESETN, + R9A07G044_DMAC_RST_ASYNC, +}; + static const unsigned int r9a07g044_no_pm_mod_clks[] =3D { MOD_CLK_BASE + R9A07G044_CRU_SYSCLK, MOD_CLK_BASE + R9A07G044_CRU_VCLK, @@ -519,6 +524,10 @@ const struct rzg2l_cpg_info r9a07g044_cpg_info =3D { .resets =3D r9a07g044_resets, .num_resets =3D R9A07G044_TSU_PRESETN + 1, /* Last reset ID + 1 */ =20 + /* Critical Resets */ + .crit_resets =3D r9a07g044_critical_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a07g044_critical_resets), + .has_clk_mon_regs =3D true, }; #endif @@ -548,6 +557,10 @@ const struct rzg2l_cpg_info r9a07g054_cpg_info =3D { .resets =3D r9a07g044_resets, .num_resets =3D R9A07G054_STPAI_ARESETN + 1, /* Last reset ID + 1 */ =20 + /* Critical Resets */ + .crit_resets =3D r9a07g044_critical_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a07g044_critical_resets), + .has_clk_mon_regs =3D true, }; #endif diff --git a/drivers/clk/renesas/r9a08g045-cpg.c b/drivers/clk/renesas/r9a0= 8g045-cpg.c index 79e7b19c7882..87ee43f9fe18 100644 --- a/drivers/clk/renesas/r9a08g045-cpg.c +++ b/drivers/clk/renesas/r9a08g045-cpg.c @@ -361,6 +361,11 @@ static const unsigned int r9a08g045_crit_mod_clks[] __= initconst =3D { MOD_CLK_BASE + R9A08G045_VBAT_BCLK, }; =20 +static const unsigned int r9a08g045_critical_resets[] =3D { + R9A08G045_DMAC_ARESETN, + R9A08G045_DMAC_RST_ASYNC, +}; + static const unsigned int r9a08g045_no_pm_mod_clks[] =3D { MOD_CLK_BASE + R9A08G045_PCI_CLKL1PM, }; @@ -389,5 +394,9 @@ const struct rzg2l_cpg_info r9a08g045_cpg_info =3D { .resets =3D r9a08g045_resets, .num_resets =3D R9A08G045_VBAT_BRESETN + 1, /* Last reset ID + 1 */ =20 + /* Critical Resets */ + .crit_resets =3D r9a08g045_critical_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a08g045_critical_resets), + .has_clk_mon_regs =3D true, }; --=20 2.43.0 From nobody Mon Apr 6 10:45:16 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A62BC3D34AB for ; Thu, 19 Mar 2026 12:51:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924715; cv=none; b=U6zxNsOFna97F8/iktehz3OcDdnRBYvi6TsSbALLmbKCHSRiVdqXDS8xIPdjZ5dU7pv/SJEMm1QCuX4G4q7iZq5qpPeBjFd5M2pQJviHORtWvwU117SUcKt6UPhqZeUc/oos+BpaqRiwL4ZXajJKddvnRu0aq+jND2Py23u6CYY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924715; c=relaxed/simple; bh=p1Dy5QwacmRT/b3H3p4y11qC+z1schtfyshS1B+/Zb0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=tF+zWej3PHDAAygcpeUxOIip6niWZdbyzFiQbpjysw7n9mzBlQN4ZRFRbOCCF35MUUuyq0BcKsCpUz1g1LWmFuvXANnKrvE0wYcCOweKIQSV1GBaeiMzbnn+xF6ozVjlToDaV1kmPTapWaD/wszlKa4L8A3gFM/nWK8ES4tCfxM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mA1lclRx; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mA1lclRx" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-483487335c2so6788405e9.2 for ; Thu, 19 Mar 2026 05:51:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773924710; x=1774529510; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dpin9fgTSd6+Bb+khmyQR5GOT1G9JWW0tiZ2kKEgCN8=; b=mA1lclRx0l5QRBMUjfpEfV5KRNAmF2cRlBKRUK+Fq5EfJ2KlfZEMiE8IjzIc4WSBFX te9/eeaqyuV3WhZRRIrXarpUIihqLyg3MNfW++glTP5veO0Yo1QdsM/Y8bjsxtC7+tsP sLGX1nabOE06/erqET9U1G2SER2eMoIRKVepa4U/CM1FQ39ik/oMYqWKAkD6GyF3SlB0 +l+OkuTI3Ab3GvFTpnJqcC4jJU/h2gnydNjWrc40c05HmOEWjJq5QfwA55XkL9b3qgyX SbT5FKWtzMWZvCnLj3KYTWMT19uEkDfAC0tyac9InmKOL35uTvY+s7jeSIHsXPdIg66Q rIiw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773924710; x=1774529510; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=dpin9fgTSd6+Bb+khmyQR5GOT1G9JWW0tiZ2kKEgCN8=; b=rFoJ0KvuPauZbapLZFBljuSe7ybV4eFOSW7U9HDPyGxquPJQ87/UuvkLQe0uUKIR4h wZPCrhV5oQb6r4u1cV8WGwxfgXPaqRwBw2kZCXx68NtLJONbOXVOQJXCJiZ/csX+B6fj Sswg0GcFtNI+TSle/cMd87swJlhR2LFFqGknBmYgPAna1ZTMbrp2v871XX9yd2ipAP+y c7y7vxk01jKlsUmkFK3Rn00pteXtjrYun46yK9TcvFinimHdobri4abC5ItFHiJUIMtu DW1iNcae6zfEK+bQxlv3JFIswmFH+c0dYKkWLVZoL3uN8ZYhPxd5yd/DtwyqTmS3l5SW BptQ== X-Forwarded-Encrypted: i=1; AJvYcCX42bibD+o9K0F1JWwuL10KIuhksLYfxZ40KWUboMJQ1duzsskN2aDFJwM2DRiKoVRpYahjU08GcYGWscw=@vger.kernel.org X-Gm-Message-State: AOJu0YzpXt7k41cOq194jYZxzpyK+jeuswOxXuKmrvwZWPWwopoPgOPv GKeYVrI+OiruwACIl16LL0nUujlJ1xlduUNwj7JBPfF54jNLhke1Pt0w X-Gm-Gg: ATEYQzzoDIbvNO/HuWWTc79UeZ0UXCxGNy5l6k5yTN/SAexaBvuf7pLUQ2/IrJySWBK qsw6mKcwCtzLBGFW5lwp1TxWGUr3YsYK4JtZ2GI5gM1heuy9VtyjtZ1EfMgDhlsGqHqurBY3ELr pghGCXXPcegil/meELYNZkHuPWlF7n522Zp8DHuHswzwXt4QxuABICLyTTbfVlvRISME3JSHsK6 TSeGnJzPvuvC+xTXiTxVVHD0/3HzOuxWMc52A1FKbHm6dr9/VA5aj/eOAF9Vpr9x+Nsfii7z3Kr q7qvnHgn1rrHcgwYhf/mRWWRmI/aDtM1/LX3IHHo9h0mIug9rM8cvY8xmpaYx+jb/L1QTepfXZ6 dsYmLfoFPbKFR+1zw9Mc9fdCwdhY/GnpvKNfxUXAofcYN3rzAk0/x0gNB5+jBfy5SfxNjVJBbqq 2R+nZVqzn5hin9SQIEZ1jZdMANJtmASLg= X-Received: by 2002:a05:600c:4e42:b0:480:1e40:3d2 with SMTP id 5b1f17b1804b1-486f446359emr111081835e9.29.1773924709573; Thu, 19 Mar 2026 05:51:49 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:8326:7b31:bf82:d2d0]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f4bc96c6sm72382035e9.5.2026.03.19.05.51.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 05:51:49 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Philipp Zabel Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v6 04/10] clk: renesas: rzg2l-cpg: Add rzg2l_mod_clock_init_mstop_helper() Date: Thu, 19 Mar 2026 12:51:28 +0000 Message-ID: <20260319125143.230377-5-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> References: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Refactor the mstop initialisation logic in rzg2l_mod_clock_init_mstop() into a dedicated helper function rzg2l_mod_clock_init_mstop_helper(). This decouples the logic for setting module stop state on disabled clocks from the iteration loop, allowing it to be reused during resume to re-enable critical clocks. No functional change. Signed-off-by: Biju Das Reviewed-by: Geert Uytterhoeven --- v6: * New patch --- drivers/clk/renesas/rzg2l-cpg.c | 24 +++++++++++++++--------- 1 file changed, 15 insertions(+), 9 deletions(-) diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index f9e4af7f49d0..b68b0312f0e3 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -1586,6 +1586,20 @@ static struct mstop *rzg2l_mod_clock_get_mstop(struc= t rzg2l_cpg_priv *priv, u32 return NULL; } =20 +static void rzg2l_mod_clock_init_mstop_helper(struct rzg2l_cpg_priv *priv, + struct mod_clock *clk) +{ + /* + * Out of reset all modules are enabled. Set module state + * in case associated clocks are disabled at probe. Otherwise + * module is in invalid HW state. + */ + scoped_guard(spinlock_irqsave, &priv->rmw_lock) { + if (!rzg2l_mod_clock_is_enabled(&clk->hw)) + rzg2l_mod_clock_module_set_state(clk, true); + } +} + static void rzg2l_mod_clock_init_mstop(struct rzg2l_cpg_priv *priv) { struct mod_clock *clk; @@ -1595,15 +1609,7 @@ static void rzg2l_mod_clock_init_mstop(struct rzg2l_= cpg_priv *priv) if (!clk->mstop) continue; =20 - /* - * Out of reset all modules are enabled. Set module state - * in case associated clocks are disabled at probe. Otherwise - * module is in invalid HW state. - */ - scoped_guard(spinlock_irqsave, &priv->rmw_lock) { - if (!rzg2l_mod_clock_is_enabled(&clk->hw)) - rzg2l_mod_clock_module_set_state(clk, true); - } + rzg2l_mod_clock_init_mstop_helper(priv, clk); } } =20 --=20 2.43.0 From nobody Mon Apr 6 10:45:16 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4770F3D34B3 for ; Thu, 19 Mar 2026 12:51:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924715; cv=none; b=KuIYDeJ9V74g+AWsGn06yGpym65N49mwWGViu64ADdn+1f467aBnJXWCFsJ4l4TzKa6ia+Nxliyq8nOLOB0XsjB0sbs6FUdennNJN8wQrzWoWPtZpTHORub9V7tKGX2pn/awDHpxvKJuK8ZM1cf6+qXSCv0XLYYpYnFSy+iHRJ0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924715; c=relaxed/simple; bh=yv5O6L9Osf92/NBhnnaAVjsGxqrRsiIBhDnkfv5ydsk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Uln9+eIjMliBFoVsl6JWUX5VuO/uVGl41LjSzMT5c4rREbY9XSBnyGvmqYrp68ZGjTu1frtFu+4yEylCLy12WA0kAhXsNXu4TXXBrZGX19itWa251qWQSbbiMwtzxtV2es/4T0BeuS7b6Ar+XoepiwpT8ZBcrHK97wghnlsokP8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=XhnSYnwC; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="XhnSYnwC" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-482f454be5bso19766865e9.0 for ; Thu, 19 Mar 2026 05:51:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773924710; x=1774529510; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kZNm9932r7RAgrKS/m/BnybmtJfLPaPBeO/K8gitoiQ=; b=XhnSYnwCDSnQkFPdCjLtqHuBrTBACsPWgKZOIkW+9LxaZ+FarCT+BQkmmYiunwmIIz n/8O8aGCaa52Qz6TFp6+ZEfEqVA9aBzb4OZ8EmHBKxLTDVBfK0pNtrKV8y4Pu5IcwndA znpNGmcimo1e0qqbMiteYc0XKg2mlcvoiKh9GCQiN9ZjzTf7O4Tuwr6i1TSbv7TGr0bN 7NQt4SHmdPPjiuTQdooFW0nx6okkFT6YYSln378y9T9uPfvEZluIfoj6+vB+t5NNSDJ/ fqfGS6P8qMJPwuRSZpJRLWs7DROD3hlsezBfl4DrPu7VKqZsTF6TeX6z43G9NhBUR2+a xPkQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773924710; x=1774529510; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=kZNm9932r7RAgrKS/m/BnybmtJfLPaPBeO/K8gitoiQ=; b=mfeWFO+7p/niQ3NFAN1Q7iepJFwBrrBRxNedN1Y9qFB3SwG3SfCEA1bPcn/O2hJ4jH MTKjZp3d54oQ+bPOXQXT2l9Fd6YpBy9R9Ic2G4PFsffTUWUek8H+RNFh1QF2J33d58fE PixihV9914dlfkLhwTOdNbKo7sWELP4mvoCZuWAtp5nb4e/f8jc3rmJrkQnew+AT4dCp vy3IAJDBsX0QGZ0/sYYSW3/7DrXVc3v0wd2//4nrdNSrOv3PslG13HSDs45+pWW1o3RY Prl6VAr1Q6BI8MxeamcY9Zi4vrkvIQyDobKM4hneRmFsiGicNpaIN5T1hU9PO8uf2+2y 0xzQ== X-Forwarded-Encrypted: i=1; AJvYcCWAMG7SxM/ftXPTUNW5o6AoIQQBB9plkdiY1Y2bg42cBtql3KnC+VBCmJHy9CBD4ycxrAWzEn4YkW2hO+0=@vger.kernel.org X-Gm-Message-State: AOJu0YyfMjSe+4ERhaOolacwXw8xx4k9hs2bnC9Ayaf+RrN/Ya3C2zJC xHClacdiCHlBJzMeGRZj4GhfWoXNw/cmH3xrLc2Xm2wDdgjgpLU7BDMmf94I2A== X-Gm-Gg: ATEYQzzOHAGKPVRL3NfFeVV9qEOsmMhPqMl9UKCwJUJuHON/MXJkcQguzvoMO+fIbV6 nTUIi2yK9kGhKxThQmsyj95c2yGIgp/eKMFEtY3SH7tapBNTn+cYaZQTomI2AOi4IIN3zU4r9od Wk6ePCVZoIPGP4OOGjJbNzVfI3Q+76+6ZR6kMnZLfLAu8BWNPMuBsR9ZugkeSPU+1i1UrkaDg4q UE3BP/PbZs6zYf//CdIiPLcDyg9lkC1kb6MTmHFvPkXkPEwd9LlXex/hQomRWXu4FIcAdXKEvp6 i10XiLCFsk4mXY2d52z+sj62wlINMPHtK392o4mhqmQNt9KBO0kPR2OiVqjeuW4O6LiMGC6XI1Q tbpZUD7QWzTr98Gd5lnU5ww1DOGxHJNWNxmkJxIW3sEsrY2qOr//SXpCijEG3eStm35HMigIN5C gemjs7PGi/0j8FjygPUNRX6Lzye8SIK20= X-Received: by 2002:a05:600c:c493:b0:47e:e59c:67c5 with SMTP id 5b1f17b1804b1-486f8b32877mr58559885e9.8.1773924710251; Thu, 19 Mar 2026 05:51:50 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:8326:7b31:bf82:d2d0]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f4bc96c6sm72382035e9.5.2026.03.19.05.51.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 05:51:49 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Philipp Zabel Cc: Biju Das , linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v6 05/10] clk: renesas: rzg2l-cpg: Re-enable critical module clocks during resume Date: Thu, 19 Mar 2026 12:51:29 +0000 Message-ID: <20260319125143.230377-6-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> References: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das After a suspend/resume cycle, critical module clocks (CLK_IS_CRITICAL) may be left disabled as there is no owning driver to restore them, unlike regular clocks. Add rzg2l_mod_enable_crit_clock_init_mstop() which walks all module clocks on resume, re-enables any critical clock found disabled, and then restores its MSTOP state via the existing helper. This replaces the direct call to rzg2l_mod_clock_init_mstop() in rzg2l_cpg_resume(), preserving the correct clock-before-MSTOP restore ordering. Signed-off-by: Biju Das --- v5->v6: * Updated commit description * Dropped the list implementation. * Replaced rzg2l_mod_clock_init_mstop->rzg2l_mod_enable_crit_clock_init_m= stop()=20 for enabling critical clks and restoring mstop state during resume. v4->v5: * No change v4: * Moved this patch from [1] as it is boot-dependent [1] https://lore.kernel.org/all/20260306134228.871815-1-biju.das.jz@bp.ren= esas.com/ --- drivers/clk/renesas/rzg2l-cpg.c | 19 ++++++++++++++++++- 1 file changed, 18 insertions(+), 1 deletion(-) diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index b68b0312f0e3..7899c79734e1 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -1600,6 +1600,23 @@ static void rzg2l_mod_clock_init_mstop_helper(struct= rzg2l_cpg_priv *priv, } } =20 +static void rzg2l_mod_enable_crit_clock_init_mstop(struct rzg2l_cpg_priv *= priv) +{ + struct mod_clock *clk; + struct clk_hw *hw; + + for_each_mod_clock(clk, hw, priv) { + if (!clk->mstop) + continue; + + if ((clk_hw_get_flags(&clk->hw) & CLK_IS_CRITICAL) && + (!rzg2l_mod_clock_is_enabled(&clk->hw))) + rzg2l_mod_clock_endisable(&clk->hw, true); + + rzg2l_mod_clock_init_mstop_helper(priv, clk); + } +} + static void rzg2l_mod_clock_init_mstop(struct rzg2l_cpg_priv *priv) { struct mod_clock *clk; @@ -2095,7 +2112,7 @@ static int rzg2l_cpg_resume(struct device *dev) if (ret) return ret; =20 - rzg2l_mod_clock_init_mstop(priv); + rzg2l_mod_enable_crit_clock_init_mstop(priv); =20 return 0; } --=20 2.43.0 From nobody Mon Apr 6 10:45:16 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4909B3D3339 for ; Thu, 19 Mar 2026 12:51:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924716; cv=none; b=nncPZzr+KQTu4lKBMpVwEat72Zf4501x/PqqBADGfGN/FGkeYOohbkLETqfoNpJptWudHA22K16VP2KDHti1tMu9jXkxq47v+jGghIqSkViWT27EmB1PM7fCnVlmTt8+Uf4vbULlfDat33oCYqb2nyYQU3iYumZUa17Zj7CFHWA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924716; c=relaxed/simple; bh=49nsvjwECgrc41Cklah12RiTaah4Lb8w8AsxOHgmEDw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=phXlebrPmMcjO4eItfvsVCY7+W/I1byjYJ+iJPlUjxDwJ7nLX3qjZAg+eXaXjC7arNqJMysns/yL3FYXdKq3so5qvu2r88/RS3m459Wea4ZISmaPrwtplOy3S/13Y1qaUC/AQCmhvQO9heXs62P2QQ5apmgwPl0TkkgLZKsIegU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=VXStxx54; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="VXStxx54" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4852fdb36a8so6137555e9.2 for ; Thu, 19 Mar 2026 05:51:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773924711; x=1774529511; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=t8+dknIVT/20SVTUlSQWZuu3OomVyJsHojE/h3PHF7k=; b=VXStxx54krg9+/NPLtQtpCG17lhvm11eq59Og7JQPh76oiyT8Ky65lYATCBFYj7WTR VAvkXy+cJp1uz1pprHBMoIlLQwA8JQpyrQetjkq7lupbGllfTHJwl6lhEuP9UVkmUu4T bRDTdSQjaJe0wXbSvm7qk8Xt5SaPXqSm9E4FwnBlnWN1VermdIJw7E3MQOb+BP3kXksL SYHCpERA5McyiUyWlh1MBZEvTijT8CfhB8y5skDi7Mf6XekhdrvR/V+vERK2fjDRpOkE 8K3Jrqka48tSAwmms64cQyQeMu2Jeetwkj9lgIDJJ7Ufb8nPaXdp6SvqRLB9NV1pccCX gefA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773924711; x=1774529511; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=t8+dknIVT/20SVTUlSQWZuu3OomVyJsHojE/h3PHF7k=; b=QNJWoKdlUScRHFXzpbj6YVwTle130XI6EEvHvFB4awiGWR2t3t8iYaXWU7oB1JOVV3 duokmKTVOghmHzE28Hq2Ogz5x2ZS/FdHuMMz9jlZujcEoqWe9RJ1uxKvBUK04VmC3nXr AgxMP0otPKFejtIJpUq0SLuTjV5mnA8wK9ec8VzTb4FDWJbt2TmdLS8gV+NCl0Y5ztUW g+TIua9jlfbbHJzZI5JxW3hT69PjzcOuryo8EX20rUl4u0X+5bmXrMvSzQH8K4/YGLD1 wOsHrlZcVkehbwNMlDe6/sN2/hf7egj89HWvWQWZ7oShqJm5NO2aC8ZOOxXuYRZX3Nre sq+g== X-Forwarded-Encrypted: i=1; AJvYcCWfFVpZG4b1DDFf/0nU3fxRm/te5XMvLMXuzuhLuVQT1DeJ8Hbms+mpAnxI1NS0479X5gknyQROTjRtcuo=@vger.kernel.org X-Gm-Message-State: AOJu0YwJ9DFhGtRAEJQTIYQ07Sf5zufzUCUOygKMLVvNwCh1d9bLd9wd Rnune1WKLk0f0ljFJKp9bw+KeuOXe++Y+QVexLrPSSqrutwlOmBqGIWgZrzCaQ== X-Gm-Gg: ATEYQzwwmdTnSAzAiVhiylNz2zjbZZlbtzKuxBJS39BECNqIw+2ohDbN7bmESkKVkSv n/ZNR8+JFqJp1AzpM5M57ATuoKXXTgjGxcVn8KkTNmSxYTQYgJU/5SYGfARbJQQhyEu3EFoqnT+ crbSSCz9zxoYzuEFFshkJcGhElQWCZUUYalf4GccXHQYxQUj6eI+nNxkRoOiHPFysRYapIGopSw JwYZztv0BtfLF9liJpRcQHxtCy3i6LckYkKPMfCttjisrKT8PHaD95jJVzgG5CJSf0dhMJWJffw AxgZU4T+d5hRcvbkXE33MJ5T5orZOZa0ErCFnwqa3dnP6loHwizjA2+kZ4QA0lYydN/NG0Dz63E HwyQhEc/yvczBH3NLAFof1WBfEjrI2u7YHGWIr7Z0CXCMabVfwW1i2yfjjxfjuuNhEXBhxCI9fT Ko3Ct/A2iKfIC6l/oZhwhMU2g3rNn9mUk= X-Received: by 2002:a05:600c:4e4a:b0:485:ae14:8192 with SMTP id 5b1f17b1804b1-486f442d3d1mr118604535e9.7.1773924711434; Thu, 19 Mar 2026 05:51:51 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:8326:7b31:bf82:d2d0]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f4bc96c6sm72382035e9.5.2026.03.19.05.51.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 05:51:50 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Magnus Damm Cc: Biju Das , linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v6 06/10] clk: renesas: Add support for RZ/G3L SoC Date: Thu, 19 Mar 2026 12:51:30 +0000 Message-ID: <20260319125143.230377-7-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> References: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The clock structure for RZ/G3L is almost identical to that of the RZ/G3S SoC with more IP blocks such as LCDC, CRU, LVDS, and GPU. Add minimal clock and reset entries required to boot the system on Renesas RZ/G3L SMARC EVK and bind it with the RZ/G2L CPG core driver. Signed-off-by: Biju Das --- v5->v6: * No change=20 v4->v5: * No change v3->v4: * Updated commit description * Updated LAST_DT_CORE_CLK with R9A08G046_USB_SCLK * Fixed typo 2->8 in dtable_4_128[]. * Added critical reset table r9a08g046_critical_resets[] * Updated num_resets * Added crit_resets and num_crit_resets to r9a08g046_cpg_info. v2->v3: * No change. v1->v2: * Added CLK_ETH{0,1}_TXC_TX_CLK_IN and CLK_ETH{0,1}_RXC_RX_CLK_IN clocks. * Dropped R9A08G046_IA55_PCLK from critical clock list. --- drivers/clk/renesas/Kconfig | 7 +- drivers/clk/renesas/Makefile | 1 + drivers/clk/renesas/r9a08g046-cpg.c | 153 ++++++++++++++++++++++++++++ drivers/clk/renesas/rzg2l-cpg.c | 6 ++ drivers/clk/renesas/rzg2l-cpg.h | 1 + 5 files changed, 167 insertions(+), 1 deletion(-) create mode 100644 drivers/clk/renesas/r9a08g046-cpg.c diff --git a/drivers/clk/renesas/Kconfig b/drivers/clk/renesas/Kconfig index 6a5a04664990..0203ecbb3882 100644 --- a/drivers/clk/renesas/Kconfig +++ b/drivers/clk/renesas/Kconfig @@ -39,6 +39,7 @@ config CLK_RENESAS select CLK_R9A07G044 if ARCH_R9A07G044 select CLK_R9A07G054 if ARCH_R9A07G054 select CLK_R9A08G045 if ARCH_R9A08G045 + select CLK_R9A08G046 if ARCH_R9A08G046 select CLK_R9A09G011 if ARCH_R9A09G011 select CLK_R9A09G047 if ARCH_R9A09G047 select CLK_R9A09G056 if ARCH_R9A09G056 @@ -194,6 +195,10 @@ config CLK_R9A08G045 bool "RZ/G3S clock support" if COMPILE_TEST select CLK_RZG2L =20 +config CLK_R9A08G046 + bool "RZ/G3L clock support" if COMPILE_TEST + select CLK_RZG2L + config CLK_R9A09G011 bool "RZ/V2M clock support" if COMPILE_TEST select CLK_RZG2L @@ -250,7 +255,7 @@ config CLK_RCAR_USB2_CLOCK_SEL This is a driver for R-Car USB2 clock selector =20 config CLK_RZG2L - bool "RZ/{G2L,G2UL,G3S,V2L} family clock support" if COMPILE_TEST + bool "RZ/{G2{L,UL},G3{S,L},V2L} family clock support" if COMPILE_TEST select RESET_CONTROLLER =20 config CLK_RZV2H diff --git a/drivers/clk/renesas/Makefile b/drivers/clk/renesas/Makefile index d28eb276a153..bd2bed91ab29 100644 --- a/drivers/clk/renesas/Makefile +++ b/drivers/clk/renesas/Makefile @@ -36,6 +36,7 @@ obj-$(CONFIG_CLK_R9A07G043) +=3D r9a07g043-cpg.o obj-$(CONFIG_CLK_R9A07G044) +=3D r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A07G054) +=3D r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A08G045) +=3D r9a08g045-cpg.o +obj-$(CONFIG_CLK_R9A08G046) +=3D r9a08g046-cpg.o obj-$(CONFIG_CLK_R9A09G011) +=3D r9a09g011-cpg.o obj-$(CONFIG_CLK_R9A09G047) +=3D r9a09g047-cpg.o obj-$(CONFIG_CLK_R9A09G056) +=3D r9a09g056-cpg.o diff --git a/drivers/clk/renesas/r9a08g046-cpg.c b/drivers/clk/renesas/r9a0= 8g046-cpg.c new file mode 100644 index 000000000000..38a5204ab904 --- /dev/null +++ b/drivers/clk/renesas/r9a08g046-cpg.c @@ -0,0 +1,153 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * RZ/G3L CPG driver + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include +#include +#include + +#include + +#include "rzg2l-cpg.h" + +/* RZ/G3L Specific registers. */ +#define G3L_CPG_PL2_DDIV (0x204) +#define G3L_CPG_PL3_DDIV (0x208) +#define G3L_CLKDIVSTATUS (0x280) + +/* RZ/G3L Specific division configuration. */ +#define G3L_DIVPL2A DDIV_PACK(G3L_CPG_PL2_DDIV, 0, 2) +#define G3L_DIVPL2B DDIV_PACK(G3L_CPG_PL2_DDIV, 4, 2) +#define G3L_DIVPL3A DDIV_PACK(G3L_CPG_PL3_DDIV, 0, 2) + +/* RZ/G3L Clock status configuration. */ +#define G3L_DIVPL2A_STS DDIV_PACK(G3L_CLKDIVSTATUS, 4, 1) +#define G3L_DIVPL2B_STS DDIV_PACK(G3L_CLKDIVSTATUS, 5, 1) +#define G3L_DIVPL3A_STS DDIV_PACK(G3L_CLKDIVSTATUS, 8, 1) + +enum clk_ids { + /* Core Clock Outputs exported to DT */ + LAST_DT_CORE_CLK =3D R9A08G046_USB_SCLK, + + /* External Input Clocks */ + CLK_EXTAL, + CLK_ETH0_TXC_TX_CLK_IN, + CLK_ETH0_RXC_RX_CLK_IN, + CLK_ETH1_TXC_TX_CLK_IN, + CLK_ETH1_RXC_RX_CLK_IN, + + /* Internal Core Clocks */ + CLK_PLL2, + CLK_PLL2_DIV2, + CLK_PLL3, + CLK_PLL3_DIV2, + + /* Module Clocks */ + MOD_CLK_BASE, +}; + +/* Divider tables */ +static const struct clk_div_table dtable_4_128[] =3D { + { 0, 4 }, + { 1, 8 }, + { 2, 16 }, + { 3, 128 }, + { 0, 0 }, +}; + +static const struct clk_div_table dtable_8_256[] =3D { + { 0, 8 }, + { 1, 16 }, + { 2, 32 }, + { 3, 256 }, + { 0, 0 }, +}; + +static const struct cpg_core_clk r9a08g046_core_clks[] __initconst =3D { + /* External Clock Inputs */ + DEF_INPUT("extal", CLK_EXTAL), + DEF_INPUT("eth0_txc_tx_clk", CLK_ETH0_TXC_TX_CLK_IN), + DEF_INPUT("eth0_rxc_rx_clk", CLK_ETH0_RXC_RX_CLK_IN), + DEF_INPUT("eth1_txc_tx_clk", CLK_ETH1_TXC_TX_CLK_IN), + DEF_INPUT("eth1_rxc_rx_clk", CLK_ETH1_RXC_RX_CLK_IN), + + /* Internal Core Clocks */ + DEF_FIXED(".pll2", CLK_PLL2, CLK_EXTAL, 200, 3), + DEF_FIXED(".pll3", CLK_PLL3, CLK_EXTAL, 200, 3), + DEF_FIXED(".pll2_div2", CLK_PLL2_DIV2, CLK_PLL2, 1, 2), + DEF_FIXED(".pll3_div2", CLK_PLL3_DIV2, CLK_PLL3, 1, 2), + + /* Core output clk */ + DEF_G3S_DIV("P0", R9A08G046_CLK_P0, CLK_PLL2_DIV2, G3L_DIVPL2B, G3L_DIVPL= 2B_STS, + dtable_8_256, 0, 0, 0, NULL), + DEF_G3S_DIV("P1", R9A08G046_CLK_P1, CLK_PLL3_DIV2, G3L_DIVPL3A, G3L_DIVPL= 3A_STS, + dtable_4_128, 0, 0, 0, NULL), + DEF_G3S_DIV("P3", R9A08G046_CLK_P3, CLK_PLL2_DIV2, G3L_DIVPL2A, G3L_DIVPL= 2A_STS, + dtable_4_128, 0, 0, 0, NULL), +}; + +static const struct rzg2l_mod_clk r9a08g046_mod_clks[] =3D { + DEF_MOD("gic_gicclk", R9A08G046_GIC600_GICCLK, R9A08G046_CLK_P1, 0x514, = 0, + MSTOP(BUS_PERI_COM, BIT(12))), + DEF_MOD("ia55_pclk", R9A08G046_IA55_PCLK, R9A08G046_CLK_P0, 0x518, 0, + MSTOP(BUS_PERI_CPU, BIT(13))), + DEF_MOD("ia55_clk", R9A08G046_IA55_CLK, R9A08G046_CLK_P1, 0x518, 1, + MSTOP(BUS_PERI_CPU, BIT(13))), + DEF_MOD("dmac_aclk", R9A08G046_DMAC_ACLK, R9A08G046_CLK_P3, 0x52c, 0, + MSTOP(BUS_REG1, BIT(2))), + DEF_MOD("dmac_pclk", R9A08G046_DMAC_PCLK, R9A08G046_CLK_P3, 0x52c, 1, + MSTOP(BUS_REG1, BIT(3))), + DEF_MOD("scif0_clk_pck", R9A08G046_SCIF0_CLK_PCK, R9A08G046_CLK_P0, 0x584= , 0, + MSTOP(BUS_MCPU2, BIT(1))), +}; + +static const struct rzg2l_reset r9a08g046_resets[] =3D { + DEF_RST(R9A08G046_GIC600_GICRESET_N, 0x814, 0), + DEF_RST(R9A08G046_GIC600_DBG_GICRESET_N, 0x814, 1), + DEF_RST(R9A08G046_IA55_RESETN, 0x818, 0), + DEF_RST(R9A08G046_DMAC_ARESETN, 0x82c, 0), + DEF_RST(R9A08G046_DMAC_RST_ASYNC, 0x82c, 1), + DEF_RST(R9A08G046_SCIF0_RST_SYSTEM_N, 0x884, 0), +}; + +static const unsigned int r9a08g046_crit_mod_clks[] __initconst =3D { + MOD_CLK_BASE + R9A08G046_GIC600_GICCLK, + MOD_CLK_BASE + R9A08G046_IA55_CLK, + MOD_CLK_BASE + R9A08G046_DMAC_ACLK, +}; + +static const unsigned int r9a08g046_critical_resets[] =3D { + R9A08G046_DMAC_ARESETN, + R9A08G046_DMAC_RST_ASYNC, +}; + +const struct rzg2l_cpg_info r9a08g046_cpg_info =3D { + /* Core Clocks */ + .core_clks =3D r9a08g046_core_clks, + .num_core_clks =3D ARRAY_SIZE(r9a08g046_core_clks), + .last_dt_core_clk =3D LAST_DT_CORE_CLK, + .num_total_core_clks =3D MOD_CLK_BASE, + + /* Critical Module Clocks */ + .crit_mod_clks =3D r9a08g046_crit_mod_clks, + .num_crit_mod_clks =3D ARRAY_SIZE(r9a08g046_crit_mod_clks), + + /* Module Clocks */ + .mod_clks =3D r9a08g046_mod_clks, + .num_mod_clks =3D ARRAY_SIZE(r9a08g046_mod_clks), + .num_hw_mod_clks =3D R9A08G046_BSC_X_BCK_BSC + 1, + + /* Resets */ + .resets =3D r9a08g046_resets, + .num_resets =3D R9A08G046_BSC_X_PRESET_BSC + 1, /* Last reset ID + 1 */ + + /* Critical Resets */ + .crit_resets =3D r9a08g046_critical_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a08g046_critical_resets), + + .has_clk_mon_regs =3D true, +}; diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index 7899c79734e1..5747e9fa3589 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -2146,6 +2146,12 @@ static const struct of_device_id rzg2l_cpg_match[] = =3D { .data =3D &r9a08g045_cpg_info, }, #endif +#ifdef CONFIG_CLK_R9A08G046 + { + .compatible =3D "renesas,r9a08g046-cpg", + .data =3D &r9a08g046_cpg_info, + }, +#endif #ifdef CONFIG_CLK_R9A09G011 { .compatible =3D "renesas,r9a09g011-cpg", diff --git a/drivers/clk/renesas/rzg2l-cpg.h b/drivers/clk/renesas/rzg2l-cp= g.h index af0a003d93f7..10baf9e71a6e 100644 --- a/drivers/clk/renesas/rzg2l-cpg.h +++ b/drivers/clk/renesas/rzg2l-cpg.h @@ -316,6 +316,7 @@ extern const struct rzg2l_cpg_info r9a07g043_cpg_info; extern const struct rzg2l_cpg_info r9a07g044_cpg_info; extern const struct rzg2l_cpg_info r9a07g054_cpg_info; extern const struct rzg2l_cpg_info r9a08g045_cpg_info; +extern const struct rzg2l_cpg_info r9a08g046_cpg_info; extern const struct rzg2l_cpg_info r9a09g011_cpg_info; =20 int rzg2l_cpg_sd_clk_mux_notifier(struct notifier_block *nb, unsigned long= event, void *data); --=20 2.43.0 From nobody Mon Apr 6 10:45:16 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A75DB3D3D0F for ; Thu, 19 Mar 2026 12:51:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924717; cv=none; b=KaYUVy9XDRkPOGb245UTYYzaFg2Cf9thb1HQM2MijqzzxDWKulFjYWSyBKH/kKR7+tT4P4uF5LAJrS284QvAX9LybEC9B6cgnWsn8vrKwSxftzwaXnzVmUf8WfWGEyfRV657Ydvp4hI5Uog64P7wyKC8ONE+p06xRLBB+3oeGwM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924717; c=relaxed/simple; bh=z4hU8qgkS8FvwXagXfSF5VY6bz+uAmy/WEbgcys+3gY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=e8tww0Z8y4XohVOVe+QBsuTj5jgdpOJgcTG+y6sbQgHCGKlVdYRsBnySD3RgsZOFTo+DSM7UuToc/0dBclalNp7OxQ2YNbAdmJyFjWsj6xRxNcFxc4fMrfC/8MHbbJwZnR4IzB/x6IPLTRY77Z4xuUuV6nH5Z31aQdHOJB4PopI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=A7GDaL+B; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="A7GDaL+B" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-48558d6ef83so7067635e9.3 for ; Thu, 19 Mar 2026 05:51:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773924713; x=1774529513; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=FbEmLTY4y/JP9KvAglFiZUvOjs202qCXRyllRj1/v0w=; b=A7GDaL+BTWQBfoLEypyOFGdIPnBDNwCoK3GIdn7r7Ibwc7Jum4V/M3WSVIvhU7e4tA rDJuhTBLEaKhRclBQ64t1V30ZRmc+a2ajXHI861no73e1F/2dLpVp70bHqgNLv3moAlb 4PcERKVZPPzbApwGYFF9l36zOt5OPWNiIsAdCL5nUHp1Z3WsOFcyTlyW6WckZgrUvEid cLByz9/KhQW60ps+V74prDHg+ChnDZs92XA116QndLzpCht4tOScgEZVeoL3iElnN/3y u48jdGFFzCqQFHAEmW/6nTcQnu5S19jIfS5tVsE6OWMaAdO3DnZzHRPNwIPRXL4xQb7P 6GAw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773924713; x=1774529513; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=FbEmLTY4y/JP9KvAglFiZUvOjs202qCXRyllRj1/v0w=; b=KcCVl8Z+g4p6p8tTYjB0100H0z5zDUW0WkkOO1RVToiMqSoTTZjT/v4iJVjgYFbzhz ws9Qo8K1fNQwwyUtSKW+pjGr4bFg/oRUanlivyIAuLACRcNrwhsXiCqtsA6zFFBqoiyf SUIt73JI0JkrBxyIGx+ZC3s7lbLeCCLGSTj8UCR8UIXKR0ZIt0XNQ6r43mMvoWidUTej dJn/v3j70zGVhyuqrty0yNUwYUllSzPeMDzt4f2pL9lYzBbxRJH4jcr+IIwoPvRzTNPs twN4NFdKzwHET7scanRrZUsTZ9W7ZjEcUGuVbOv6wzc86Psoy1hRoqMWpvbLxrgiOkO6 3H8A== X-Forwarded-Encrypted: i=1; AJvYcCWBmypSG/+BiDdU/XEuGvYzM+YNtWHhZ53aobHl4Gn5+wTNSBN3wfY9JNqJGlxvdqbz8F4hEh1JZPQPG0s=@vger.kernel.org X-Gm-Message-State: AOJu0YyGZCF+OEC6QKCNwcuUkK0pzXZ9NLIGmlLWGXdcavxXu0JpvSfi CQ5wKzDcaH+0NLqWpdXNr1x6mQve0KuFrU+/f1j4GnJE67o/h7AnJ68N X-Gm-Gg: ATEYQzztWCW7cLu3g7HKN8RSPHfoSL5qZSBv17qQ2TjBk/B0WP8nAUR8tqTNGnFCLoR ZNUAMGVkw+KzYMm7fhxQqEr+1IuGLAkBctC5WKnoW0LiE0//pZ6p+fo91cXTLn0sl3ypp1Sjvw0 6NGXJptg8YQff4eMGsQe0BVUIsM3Yx+UQefdfPBwukJg1KRiWDJdd8YU2cW1gEFs1KrJWY8ouU/ F/dSWdteJoZW1Qn48jopOQ9prxwuVRnHB7dfuG+gjsDgHCOIgU4F4GDhdBqAXNvpk3JJeEOsSZo xCR095DmzRT4TcYHg9On13svXLCy6gO+Pctmx7l5vxCfwputNu/bZrVD9sdn9JxX9OKgP27eEtH V1UY5ZotvLOgrCpkh4u/hfwXx9qR7ItQR1gTIJkQAmCO24coNpkukofE+c+qlTmZO7Gl5Tx2LHb 3xBFb7pcgvAeJUXsHKGhvCoQ84RiXh0Xo= X-Received: by 2002:a05:600c:3e85:b0:483:6d4a:7e6d with SMTP id 5b1f17b1804b1-486f447008amr110174265e9.30.1773924712640; Thu, 19 Mar 2026 05:51:52 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:8326:7b31:bf82:d2d0]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f4bc96c6sm72382035e9.5.2026.03.19.05.51.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 05:51:51 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v6 07/10] arm64: dts: renesas: Add initial DTSI for RZ/G3L SoC Date: Thu, 19 Mar 2026 12:51:31 +0000 Message-ID: <20260319125143.230377-8-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> References: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add the initial DTSI for the RZ/G3L SoC. The files in this commit have the following meaning: - r9a08g046.dtsi: RZ/G3L family SoC common parts - r9a08g046l48.dtsi: RZ/G3L R9A08G046L48 SoC-specific parts Add placeholders to reuse the code for the Renesas SMARC II carrier board. Signed-off-by: Biju Das --- v5->v6: * Dropped dma-ranges, bus-range and comment from the pcie device node v4->v5: * No change v3->v4: * Fixed typo R0A08G046L->R9A08G046L in commit description * Dropped R9A08G046L46 from commit description * Dropped unused audio_clk{1,2} andcan_clk device nodes * Reordered i2c device node and updated reg entries by using lower-case hexadecimal number * Added placeholder in pinctrl node * Dropped unused DMAC device node * Added pcie node with placeholder v2->v3: * No change. v1->v2: * Added external clocks eth{0,1}_txc_tx_clk and eth{0,1}_rxc_rx_clk as it needed for cpg as it is a clock source for mux. * Updated cpg node --- arch/arm64/boot/dts/renesas/r9a08g046.dtsi | 212 ++++++++++++++++++ arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi | 13 ++ 2 files changed, 225 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi diff --git a/arch/arm64/boot/dts/renesas/r9a08g046.dtsi b/arch/arm64/boot/d= ts/renesas/r9a08g046.dtsi new file mode 100644 index 000000000000..e030e785ea2a --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046.dtsi @@ -0,0 +1,212 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3L SoC + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include + +/ { + compatible =3D "renesas,r9a08g046"; + #address-cells =3D <2>; + #size-cells =3D <2>; + interrupt-parent =3D <&gic>; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a55"; + reg =3D <0>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu1: cpu@100 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x100>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu2: cpu@200 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x200>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu3: cpu@300 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x300>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + L3_CA55: cache-controller-0 { + compatible =3D "cache"; + cache-unified; + cache-size =3D <0x80000>; + cache-level =3D <3>; + }; + }; + + eth0_txc_tx_clk: eth0-txc-tx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth0_rxc_rx_clk: eth0-rxc-rx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth1_txc_tx_clk: eth1-txc-tx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth1_rxc_rx_clk: eth1-rxc-rx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + extal_clk: extal-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board. */ + clock-frequency =3D <0>; + }; + + psci { + compatible =3D "arm,psci-1.0", "arm,psci-0.2"; + method =3D "smc"; + }; + + soc: soc { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + scif0: serial@100ac000 { + compatible =3D "renesas,scif-r9a08g046", "renesas,scif-r9a07g044"; + reg =3D <0 0x100ac000 0 0x400>; + interrupts =3D , + , + , + , + , + ; + interrupt-names =3D "eri", "rxi", "txi", + "bri", "dri", "tei"; + clocks =3D <&cpg CPG_MOD R9A08G046_SCIF0_CLK_PCK>; + clock-names =3D "fck"; + power-domains =3D <&cpg>; + resets =3D <&cpg R9A08G046_SCIF0_RST_SYSTEM_N>; + status =3D "disabled"; + }; + + i2c0: i2c@100ae000 { + reg =3D <0 0x100ae000 0 0x400>; + #address-cells =3D <1>; + #size-cells =3D <0>; + /* placeholder */ + }; + + canfd: can@100c0000 { + reg =3D <0 0x100c0000 0 0x20000>; + /* placeholder */ + }; + + cpg: clock-controller@11010000 { + compatible =3D "renesas,r9a08g046-cpg"; + reg =3D <0 0x11010000 0 0x10000>; + clocks =3D <&extal_clk>, + <ð0_txc_tx_clk>, <ð0_rxc_rx_clk>, + <ð1_txc_tx_clk>, <ð1_rxc_rx_clk>; + clock-names =3D "extal", + "eth0_txc_tx_clk", "eth0_rxc_rx_clk", + "eth1_txc_tx_clk", "eth1_rxc_rx_clk"; + #clock-cells =3D <2>; + #reset-cells =3D <1>; + #power-domain-cells =3D <0>; + }; + + sysc: system-controller@11020000 { + compatible =3D "renesas,r9a08g046-sysc"; + reg =3D <0 0x11020000 0 0x10000>; + interrupts =3D , + , + , + ; + interrupt-names =3D "lpm_int", "ca55stbydone_int", + "cm33stbyr_int", "ca55_deny"; + }; + + pinctrl: pinctrl@11030000 { + reg =3D <0 0x11030000 0 0x10000>; + gpio-controller; + #gpio-cells =3D <2>; + /* placeholder */ + }; + + sdhi1: mmc@11c10000 { + reg =3D <0x0 0x11c10000 0 0x10000>; + /* placeholder */ + }; + + pcie: pcie@11e40000 { + reg =3D <0 0x11e40000 0 0x10000>; + ranges =3D <0x02000000 0 0x30000000 0 0x30000000 0 0x08000000>; + device_type =3D "pci"; + #address-cells =3D <3>; + #size-cells =3D <2>; + /* placeholder */ + + pcie_port0: pcie@0,0 { + reg =3D <0x0 0x0 0x0 0x0 0x0>; + ranges; + device_type =3D "pci"; + #address-cells =3D <3>; + #size-cells =3D <2>; + /* placeholder */ + }; + }; + + gic: interrupt-controller@12400000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x0 0x12400000 0 0x20000>, + <0x0 0x12440000 0 0x80000>; + #interrupt-cells =3D <3>; + #address-cells =3D <0>; + interrupt-controller; + interrupts =3D ; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + , + ; + interrupt-names =3D "sec-phys", "phys", "virt", "hyp-phys", "hyp-virt"; + }; +}; diff --git a/arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi b/arch/arm64/boo= t/dts/renesas/r9a08g046l48.dtsi new file mode 100644 index 000000000000..f6f673abc01b --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3E R9A08G046L48 SoC specific parts + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; +#include "r9a08g046.dtsi" + +/ { + compatible =3D "renesas,r9a08g046l48", "renesas,r9a08g046"; +}; --=20 2.43.0 From nobody Mon Apr 6 10:45:16 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 24BC63C3C01 for ; Thu, 19 Mar 2026 12:51:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924717; cv=none; b=kgoCiQro7S0YkPSvbgzlDs6QLJLAOOdyUxtTLgrdxQ9+u23nEcZn64FluiXxjnpozYr11PPsAxZFS4HG0sQgAUQAhSx8T7yibApqgW4SGFEFxYXXV2KEn3sEpVmbK+KvSMFIRWFxX24ri4Jmb8EsIN6oyxnoauv+GZUYjZryfeo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924717; c=relaxed/simple; bh=LevxXURpPzJOaITa7BGvTKgfq4o6eNnyFtOmf05Mt34=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=WoADXmo/RRMV5drklFStB3ajHLII6quXYRIy7e5cd5m3IMOuR7XfvWy0Hn4q1IhVoJMqhXKEE6g/ege6BuqHU/7bkFxOJ57sb9ZLjQfucodTppznW+Rc+jfEwD68xbl+j+9X9DJfjxCjiXGxctqeETX9FYWh9sKOtS/LiN5V8As= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Y5KXFCM+; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Y5KXFCM+" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-482f454be5bso19767625e9.0 for ; Thu, 19 Mar 2026 05:51:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773924713; x=1774529513; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=hJKg0slM50LN5uE09f/0IawUr3dynYwf/JiHcuulwAI=; b=Y5KXFCM+llHw5aB3Z9LC39Emre1D1Pjd1kkE4RqjglUTVfRUEMqC+C3WTSh8rSB7Xo o6v3KLZ8S3oIiu2UQSRUK3osVzE9sb8NtoSj54b3TxitsOEttyIzNTgJSL+Wm1fVH+g/ vCK3M8KCQbq0XKfvHO8cSpzfw0gdes+DTaoO+V3zV01AhksstPfIuVK2OacRDmSktrRr HVFAa1TVrLlpOWsfNiTzihgiIMh4I77eLAKN5GZishYwgI4W06f2h+wYF0QlP0LPNXi/ z7b9K0l10+gj/9pF64uI2c9DyYeHGHvHP9sPqm6CU0QLOq4O3dhBK2bKNthZdV9DtuZP xRnA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773924713; x=1774529513; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=hJKg0slM50LN5uE09f/0IawUr3dynYwf/JiHcuulwAI=; b=JDEt/h9ZPccycCXEJv36nn/f/xnV6qZmMQJY6xPC5YV5DILbheF6k9Hyjxcx3HJUL0 DEPXWpnWzOllrbZCAMsgjZIHp2cIcHpGVxNgQgkoe+qmBaO+D7Ef1d5E39NEG90UrwXf 5DzkBQ1e9bKUgxzet+x9/qYA8bgm4HaKVyq77nzIq+IpZBiJ9QAm1IPVW9UPzjO8dBGo tnVaSltIKbRcX/GquJv+WjMzX3ebgNnNqrcDWCsTLKhqHcVCH7LiYQCPxthV5cxu8xuG FyWdRf6fYN2buJkTDEcz74YGZ7HLDAJJ4iy9M7oDZ/SDErSkkALeH0Yqxi2WSJsbZUW3 Dw0g== X-Forwarded-Encrypted: i=1; AJvYcCW27GzaDpXKRCML6UPLutBhZR2KpV1TOuo0PYO4m+b22ALpl8HI5PIuuykIB1I6JfuSL8PFXlLDc46V1i0=@vger.kernel.org X-Gm-Message-State: AOJu0YxeLjAcqRx41is5S9PTRaE9JrnbGBDl0miLO6EU8jH4eEyhTWD5 6qj8M6YJHB7q/KQbHyRsFlzP/2AvCdHKA+6m2P8vkZqVdM5ypjJyaEkO X-Gm-Gg: ATEYQzw+GpVQSbP76C7M79XY/ik3QlaluppJ9r5Y5+HNlUUeym5vmN8d7Du5fb3H47b WSr8NRbUKRRFm8cSWG7pB2rmK2k1706tPOzn9t5gfTI50A5uD1LJ30y/eEhp+zouV0sLEbEsOGM algQkLyzjlqnXhY7T+GAvdNcLSuJI+QYIvLjr6pX/JiRRPti/MTOFOV07kmwbz8qfvFrVBtKUcv 7Jr1BibS9P+mLs8eLPcrShoPWj4+Oe5v/5Do/c/KL7uNbSbixjVO2qy1FijgXyYLOL058NIQmAv OQXWgVpKKFuZ4nsKdlDC//r6rHny5SfPCGMpPSSCxzRyuiakn22gjEy7TXvRZXSh7QdluBlUI2W dk9hvygZnbHjPhoa8JCi9L0enG40h4B1lLygC44BfvIEIwIwBIGw469UjVVpPnRNvUJXm6z94MC xgN3uZjJoo1J2aku2bSEgl/6dv1iiZEABdNoSwGSGVWQ== X-Received: by 2002:a05:600c:5487:b0:486:faa8:9e4 with SMTP id 5b1f17b1804b1-486faa80af7mr37971415e9.12.1773924713232; Thu, 19 Mar 2026 05:51:53 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:8326:7b31:bf82:d2d0]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f4bc96c6sm72382035e9.5.2026.03.19.05.51.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 05:51:52 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v6 08/10] arm64: dts: renesas: Add initial support for RZ/G3L SMARC SoM Date: Thu, 19 Mar 2026 12:51:32 +0000 Message-ID: <20260319125143.230377-9-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> References: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add initial support for the RZ/G3L SMARC SoM with 2GB memory and extal clk. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v5->v6: * No change v4->v5: * No change v3->v4: * Collected the tag. v2->v3: * No change. v1->v2: * Dropped gpio.h header file. --- .../boot/dts/renesas/rzg3l-smarc-som.dtsi | 20 +++++++++++++++++++ 1 file changed, 20 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi diff --git a/arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi b/arch/arm64/= boot/dts/renesas/rzg3l-smarc-som.dtsi new file mode 100644 index 000000000000..7c21afaee9bc --- /dev/null +++ b/arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi @@ -0,0 +1,20 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for R9A08G046L48 SMARC SoM board. + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/ { + compatible =3D "renesas,rzg3l-smarcm", "renesas,r9a08g046l48", "renesas,r= 9a08g046"; + + memory@48000000 { + device_type =3D "memory"; + /* First 128MB is reserved for secure area. */ + reg =3D <0x0 0x48000000 0x0 0x78000000>; + }; +}; + +&extal_clk { + clock-frequency =3D <24000000>; +}; --=20 2.43.0 From nobody Mon Apr 6 10:45:16 2026 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 01EE33D47B3 for ; Thu, 19 Mar 2026 12:51:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924718; cv=none; b=h2b5u8Y79oQ/FLgj1XP5FZSvkksxEOZuZV9+61DftZf0FfquMtKYRbnvF+SyFAeZC20QpGb2yuueW6oN+eMT+Fc4I8Mp/SY7wrxD/NL4dMXgsFP5umqSmCZKWFzfMud9sFkeJ4ijy0tMwBZkm8ZvAuPiEYhXpm7Oknf67azABQc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924718; c=relaxed/simple; bh=S74UqbjF95V+udFLpvoBvl3CH3uJw56rQrUe4LNcA9g=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=d/MDR8tMjrEKtbeHZtFJCfcp4lVqHNyGXgh0Pfq5KiDeAC46P84iC5cpWg26CHbkm/QG1/Y57bhdROe3NfTJPyfLDZnNmN0cjgjASKUl0go35KYXkOxGJpN7Ny0oqcBhjTODblGAxYMaf5LG83AHgk9YuPVjZ1wHs4P/DObLLkc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=iEF0tTkG; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="iEF0tTkG" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-486fd3a577eso2700415e9.1 for ; Thu, 19 Mar 2026 05:51:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773924714; x=1774529514; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1W8n1zZCHCxWXqCYavBk9p4116WcokN6yg3o8E44k/c=; b=iEF0tTkG1psDm1Qk5q3xHjgSie009NJL8+sGyWvBduF5mFe+S5elWcngf6EiHcqCDP EKVrqfnOLke5w1cDxxfVB9J8cdzvbPPCeyGEOb6zujUeq3qBtqmRyGmdv3MzWNpJIZu7 EbKEue5/8khk64/+WAEDnEdlc+jGATYUj4mceX+0lgTKOB3KWUlq/P5fl1dZiBupFbYj 3HTaM/LKyYzxF5uPRgTwiYUhafy2n22byt8P1oPo5bfwPbgZ1FU81wc/KPNQqr4D+Vt3 wjY8ybhmqY5XQachGGTo9UCnoRZGuVwcD8rwlejqc71q0xYiF444qxCu/ndHNQmD00Q8 Xhug== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773924714; x=1774529514; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=1W8n1zZCHCxWXqCYavBk9p4116WcokN6yg3o8E44k/c=; b=NmjGXk/kNHrwCJbVi5BH5BUSOd/C9YFHx/CpzV245Iv/yhbvQnxtVwnDBAirDFcBix Wz+fUlkXGIztnKDc6P3zViyyqQhH8cbF0oZFwckz1sO5CZsVTlmrXL/b5hdgdLB9hUX/ we0LTr4InygSWe9ULlRtl8UyaefLwUQaCD5bnK1V/J9gB5ESjaS72S1KmrCz2ka+oKhm 7ZxM8nsIlfeR0wDcb3vbRtJ0ltLehSQm9RbhJ1g7x7FMBivFvnbnb16mFubh+ZnGl5BL KGDSXWR+P394wrNFqzoDHWyEAREXJAdf55sTWtNmcXZsWN4dCt6/lE9NnkphKRNul5cL 4QuA== X-Forwarded-Encrypted: i=1; AJvYcCXmm96y0RV8DnWyJ9TmViYGBOKNJMNDnrWKt1vCeX3rosJ3LDTDjLKVKOlhb25Tzb/9LuX2dm+lyR651UQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yw8ouOqDQTw26Aw9lQ4dkoYYnmgkyXulTkYv0wKGXBA5qDgB2m6 tKriqn+ulaGo7/8essHi+Cf9QCeEg6jeMs8/zu/cFsGoFfNcL4luOmVN X-Gm-Gg: ATEYQzyt08ED01bJZU1/lS26LLkQQMP7MRd44E0M0NR1SBvsKr83k8RiZAcMZqbrFk6 +2cMi/aM2oHcNFGHIr88MA3yLAJ/xZsWzRR6at6p/tTGq29cf2FPCmaoTkrAQnJOqeE/Hc9Olg5 0kqXrqnqfYQAQ8aRy+z9Cva9mJ0Dbn/ZoKkyPn/rSS6tW2qe1Zke2Lh7hXGK/EWjDdAt0rQA+8b UOEubJOZ8pCpfOSjms17adYd4U3Qk1SK1KwT8oyXgenm0g0MtEdeg4jR2kKohTmf75HAdu1NjK7 oNeUGBKH13b5ap9ssO667fywBAZ0iHW9qpSrWVCCbfF8vJYp7kjJ00pINUpnft2fnxd0+2peJ22 ZrrgCYkZ78t/DmHmcqWyT5zO1j5VhXYGtm1+eENFDQ5QywB53FUKx1F9iUw3+F/Z85ZQAXl+CmF IWf/P1XG2S7kqD+zceSHmnyqUgTL4+MzY= X-Received: by 2002:a05:600c:8b0a:b0:485:3193:6ddb with SMTP id 5b1f17b1804b1-486f442207amr114638285e9.3.1773924714133; Thu, 19 Mar 2026 05:51:54 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:8326:7b31:bf82:d2d0]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f4bc96c6sm72382035e9.5.2026.03.19.05.51.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 05:51:53 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v6 09/10] arm64: dts: renesas: renesas-smarc2: Move usb3 nodes to board DTS Date: Thu, 19 Mar 2026 12:51:33 +0000 Message-ID: <20260319125143.230377-10-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> References: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The SMARC2 board DTSI is common to multiple SoCs. Move the USB3 nodes to the board DTS, as some SoCs (e.g. RZ/G3{S,L}) do not support USB3. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v5->v6: * No change v4->v5: * No change v3->v4: * Updated commit description * Collected the tag v2->v3: * No change v1->v2: * No change --- arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts | 6 ++++++ arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi | 8 -------- 2 files changed, 6 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts b/arch/arm6= 4/boot/dts/renesas/r9a09g047e57-smarc.dts index 1ba50512f4ef..9e66f2179807 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts +++ b/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts @@ -264,7 +264,13 @@ &sdhi1 { vqmmc-supply =3D <&vqmmc_sd1_pvdd>; }; =20 +&usb3_phy { + status =3D "okay"; +}; + &xhci { pinctrl-0 =3D <&usb3_pins>; pinctrl-names =3D "default"; + + status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi b/arch/arm64/b= oot/dts/renesas/renesas-smarc2.dtsi index e2a34577a1a1..696a933af808 100644 --- a/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi +++ b/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi @@ -111,11 +111,3 @@ &sdhi1 { =20 status =3D "okay"; }; - -&usb3_phy { - status =3D "okay"; -}; - -&xhci { - status =3D "okay"; -}; --=20 2.43.0 From nobody Mon Apr 6 10:45:16 2026 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B54273D47CE for ; Thu, 19 Mar 2026 12:51:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924718; cv=none; b=IjckibCr1tJNj3LA9ID+zeDZYmJV5lwqTNfC/QgF/fXbdwgCZQpiMv7AuK8l/UEfjd3dQn6H6u1mf9i5tBNQmU/oCkWiTCrfULJFOmjAOJIXp409NLbnQVD2CU+WsZpo1PClnEkps/fnJt17jevyeNgoc4cEm35ohfzKuQy0tcU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773924718; c=relaxed/simple; bh=5n2b+1/yK1e6d0aT13Kf7lvxAUl91wkTxGhZl9EfFxA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=I5IEJMoZculciOba5xdsmUw1TqK3Tpx6TTheIFCs8gWvCIBj5LIYAK3Ss9YCttaQtjBpyMU+QG8z5a0+AIyBGr+qpfSekGKP3tDwb0TAWLwKdFNSgJ+Cyu6vAIdlGPsrSLAU+mSLhhA7iOXSMaRIisiJfjMWC0ZtS9wbIbk+Hh0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=b85gY5+0; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="b85gY5+0" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-482f454be5bso19767995e9.0 for ; Thu, 19 Mar 2026 05:51:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773924715; x=1774529515; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=60UD80Kt6kqVS1XCc/VOz4+GT/4GeMxL/JN5IiYuPek=; b=b85gY5+0nFdQW/nN6GMkc3JkMz7WPnenbQZjFATbKkLvpKNFmr0crZTEC73UKx+SlH pS5xmivWiHgjRwqXbLAu+7mlwLaPCOqWb8Ks+Y5lXq1Rc7OQDEYgNyV65ET8BakDX2Mk tBuVZ9S2UZswVDADjq4ZODf1kx7AThQUFRyGuWiB0jkq/Bojhh89sKazHaP31XUqUEOK jjwH2G9USiMMymoMXkr5Wkwtz9CTHnUjGKs5gCz3h60Nne90UyX/nPzvbid0eyq8aPvQ 5ThRAToNniX9VH8uB1FQAub5CcTLDv4YJFMr0QsYvFXcYq/1pg5ZDYSkh60Kp7lcBQIf hpAA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773924715; x=1774529515; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=60UD80Kt6kqVS1XCc/VOz4+GT/4GeMxL/JN5IiYuPek=; b=cMbucWqAWsgfxk28LCkXS94n8iWT7ySF/Puu2hHgnP3fU7B0YNPRY+95RHZSJlo3kj 5OKyIsFe5lWdji4vau8r/ay5hONnSVtT8UrXS8D+nNStm594wwmVbi9I2OihIMbEp6QY RJNZua+TlyAzSowTCw4Bj6+UtgCzQ//uy8eJBUeZPCbBzvuO/ewqJAnv1NfKD8p12JHW PMlWVETeCOfUY+O6ncpkmoAhLQ03bzrST2r+Lb5zWYisahHyZFfF9K1kloHnt+NCRVOA 93rRMMtVJjWLxAtJTtpjyNwzNBC0WJc0egiFwGd9YaTOcL13yPrEcFgf3taU8Es8WoLG egXA== X-Forwarded-Encrypted: i=1; AJvYcCVtodDlncOR0uo7dkBDEwXdPkwPKTUtA51VUSK/esp7FXxIOMwezVofbPIP8Sz9yKS9wPWkkDpTQuIdnLU=@vger.kernel.org X-Gm-Message-State: AOJu0YwaY15Bo9TXBF/lkYziWzAV9xD+LE0idyIfbAIaPaFDtkKm9gso 793Bh7EMvZy7fsErV0CCw/AhYp2b3xoFUQ1oB9WCMGHKD3p6XKqg4HX/ X-Gm-Gg: ATEYQzzdNLsw8weKbLKkXZXMNHVIs1+XJB9yenqJqeyB5xXVgxamIy09D0DE/Gd6zRB W8evD31kb0Z8GprxVxcVhxRCsKd7Cue+P6zl5GJqcj3/6X29U88WNXFe2jtrm014arkSmZRbJwv gfGVhx2VkFjStKR9hVVN2GHzPOvUqlaAOcJFsGmA22uEt+pTPWuNK2FaRAHNqRgtGkoMZULwna1 tvylyV1JD3xlvBDvf9KHkI1oFdEydC+Mz0BxIzmIp+7rq9rkF6qZFHu0pUmpFmX/Pp3oVZ036u0 ITv1j7KT2hlf94uw0Q8ojARQl16eoiHkty5CWPdUQIAU8gH1xzvxsHwOOW1k+t9n6vu9xC37Gew BMLqsdncqwkQnzRrmclSEHCb//3GcMV3bxp+7h667uotYEfPFB0ss8g4XBkmOOBD1hCQn26QL5S sUqgSJnAOSPumdJKKohiaAMXHaSHNbMMVlS7XkW2WRVg== X-Received: by 2002:a05:600c:8b31:b0:483:6d9e:e4f5 with SMTP id 5b1f17b1804b1-486f8b20188mr55010885e9.5.1773924714750; Thu, 19 Mar 2026 05:51:54 -0700 (PDT) Received: from biju.lan ([2a00:23c4:a758:8a01:8326:7b31:bf82:d2d0]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f4bc96c6sm72382035e9.5.2026.03.19.05.51.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 05:51:54 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v6 10/10] arm64: dts: renesas: Add initial device tree for RZ/G3L SMARC EVK board Date: Thu, 19 Mar 2026 12:51:34 +0000 Message-ID: <20260319125143.230377-11-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> References: <20260319125143.230377-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add the initial device tree for the Renesas RZ/G3L SMARC EVK board. Added placeholders to avoid compilation error with the common code in renesas-smarc2.dtsi. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v5->v6: * No change v4->v5: * No change v3->v4: * Collected the tag v2->v3: * No change. v1->v2: * Dropped scif node as it is already included in common platform file. --- arch/arm64/boot/dts/renesas/Makefile | 2 + .../boot/dts/renesas/r9a08g046l48-smarc.dts | 37 +++++++++++++++++++ 2 files changed, 39 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts diff --git a/arch/arm64/boot/dts/renesas/Makefile b/arch/arm64/boot/dts/ren= esas/Makefile index d4dfb7fd973b..76df20d2fd29 100644 --- a/arch/arm64/boot/dts/renesas/Makefile +++ b/arch/arm64/boot/dts/renesas/Makefile @@ -179,6 +179,8 @@ dtb-$(CONFIG_ARCH_R9A08G045) +=3D r9a08g045s33-smarc-pm= od1-type-3a.dtbo r9a08g045s33-smarc-pmod1-type-3a-dtbs :=3D r9a08g045s33-smarc.dtb r9a08g04= 5s33-smarc-pmod1-type-3a.dtbo dtb-$(CONFIG_ARCH_R9A08G045) +=3D r9a08g045s33-smarc-pmod1-type-3a.dtb =20 +dtb-$(CONFIG_ARCH_R9A08G046) +=3D r9a08g046l48-smarc.dtb + dtb-$(CONFIG_ARCH_R9A09G011) +=3D r9a09g011-v2mevk2.dtb =20 dtb-$(CONFIG_ARCH_R9A09G047) +=3D r9a09g047e57-smarc.dtb diff --git a/arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts b/arch/arm6= 4/boot/dts/renesas/r9a08g046l48-smarc.dts new file mode 100644 index 000000000000..86db86335d5e --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts @@ -0,0 +1,37 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3L SMARC EVK board + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; + +/* Add place holder to avoid compilation error with renesas-smarc2.dtsi */ +#define KEY_1_GPIO 1 +#define KEY_2_GPIO 2 +#define KEY_3_GPIO 3 + +#include +#include +#include "r9a08g046l48.dtsi" +#include "rzg3l-smarc-som.dtsi" +#include "renesas-smarc2.dtsi" + +/ { + model =3D "Renesas SMARC EVK version 2 based on r9a08g046l48"; + compatible =3D "renesas,smarc2-evk", "renesas,rzg3l-smarcm", + "renesas,r9a08g046l48", "renesas,r9a08g046"; + + aliases { + serial3 =3D &scif0; + }; +}; + +&keys { + status =3D "disabled"; + + /delete-node/ key-1; + /delete-node/ key-2; + /delete-node/ key-3; +}; --=20 2.43.0