From nobody Mon Apr 6 18:05:21 2026 Received: from mail-pf1-f176.google.com (mail-pf1-f176.google.com [209.85.210.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 86000331A44 for ; Thu, 19 Mar 2026 06:15:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.176 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773900948; cv=none; b=fMsQBxSkI7l6iVEkGvClankJ9IHgXZuo2TC3Cgquo3r8yq6/RtY0MYaJJxi9RPxe62IKBPqekT64AuHQG4xuDfobBbvYad7gQ6fnHauVuR9dA3WZUHrjVQmcF/skhKHIJFonJD5kIMCjECcd26J9ABbQBIj8s2c5/LiY7v1BVh4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773900948; c=relaxed/simple; bh=0S8tvoyNB0MBm9GLPrKZBj/V5Cfw8tU439iV60Dpy+w=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=BjLolnOLkA3b10lxnj/3EcJq03nnSJlVx4Yold79Dz/fw9k4WyzJzN/GtkPtPJqYHQLGWjLtSA/n4QVkIwBocmKk/NW9to5VmuM9pPeEIGj9Nl3oSxMirkQk+ETKaq8VV7n7Sv+QM+JXmiQYABNe/URH+cgRP7uZvOOe37YF3ms= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=m6VWcpaT; arc=none smtp.client-ip=209.85.210.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="m6VWcpaT" Received: by mail-pf1-f176.google.com with SMTP id d2e1a72fcca58-829ac4670c4so276743b3a.0 for ; Wed, 18 Mar 2026 23:15:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773900946; x=1774505746; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8OXeZt9Y4f4f82jU5A2ObTC5XK08MnscssukO7f4OZg=; b=m6VWcpaTuzQ3NnWnDK3TATsy7f2+ooIW4LBUGZSfzhSE98+yTjmqfgyzBfCHKfHrjB 7X2z1Nbskpb/Xly4s8bta3WFY9CVDOBNse1+7aoiTHcLOUYo1HitLpg2aRYuxdUZhjAv SurPcsBu6iZsXlEGSjT3nvkpLcTcFT1cSPtCJ6PWLPT8UDQodsL3nR9i/UWsZliKwm0o V3mxvbh2GtYPBhEZyksmWzoAIEHpzEYROWAqtfTVPo/TppKWkQxSRgKrpTVcLkx6/Rds tzNQC2qowhPKAojddAQW4mKH6fjshoyWKwQ8o6L/4PIy/tMxip5iOLFqVKIOPb+Ip5PJ e+HQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773900946; x=1774505746; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=8OXeZt9Y4f4f82jU5A2ObTC5XK08MnscssukO7f4OZg=; b=cWBmgIZMcHpDJ9hZ4FRf1romedHD7XZegPPQwgzlhT2ylL3cjQQ0LAUaN9zc9Z3LLi r0dIA2Kn6/2zbcbuYddiv0z0fcDe8WZbl34zZeLo119SAuKlOh8Cl37g+f5jqNUjiJwj 86aQhUXa1ZJEyOpMNJ6ROd/w/DXUdWMQG784GYEYALnwnlPSuAvimdJzeBHx9xhAaZ2K AHLQL5rTilubQffnHBN1hTWncY1/J6NMIYpfKXCAk/mkY9yet8YJZxl/Q0ef2T755b/Q xnZQTK9+uU3L5tp1RtKUTvW7cSI2aNoSIb4yY5JCRYPrrjkArKJX2oEepYq4okFrwhHx 6Pgw== X-Forwarded-Encrypted: i=1; AJvYcCVcXMtz+P3q/eGs+O/CQ9NvIlSV1KBSYWfZ+RJ2i+r7KlzTNRf+5Qd5CJOZneokvWh4zgw4rDiAXRtLYZA=@vger.kernel.org X-Gm-Message-State: AOJu0YybGJ21jVq7nBkuCun9GugAHcmzX7sgRyUrySLnNrxkqdS9v7Lt H1xv/APzUrknHIG17JxDDTreUIiKXOtDKT7N2uDXbCp/bdRYx7lqDN+/ X-Gm-Gg: ATEYQzzyjBj74tTTMc5bb0PFSSwXENKDttbUn8WUtDBTd6hyFtM3HjcaBc9asB27gE2 9hjaApK6XD6ELO5Th6kGBs0KeKMjUKAXz+8k1gyknynex4Sei9YPfT2ps/TjXhF/MlHAy1iZufV F8Et9CBKQkH3fRk7xn19H1VEz4LqnUX+TclFcdUFg/LxOxUGVQPF9Ju7E+dWvdlJxa+phW/dnfr seLjZOE195qjBRI6AjLsP87MwQe28Ju9g3ytuWRzjTvD24tGm7MahkgqFNLRyf+WTluLPoaeMVA dDdbtMUN/ikWQyL2Wwx5yoCfCQlNmXwAKM7P/4ihn3iDlglyoT59yVtWLRutaal3r09ruLmz5hE Mf1GstD856LOr8wZaukOHY5TtpLD0/dVV6o5xlm3LxLQHgnvctm4ZEaBkrwzEnedE+h/s0bTX8K zpkRKu7j6v7ysuPJgvSxD0wBaq7MdkYAjbyAccMNsPntNQyEELlip1+KGDiDQbMmkYPBF3UHZzE LLPJn0FdHxVgg== X-Received: by 2002:a05:6a00:399c:b0:827:3307:170 with SMTP id d2e1a72fcca58-82a6ae53fafmr5958993b3a.37.1773900945809; Wed, 18 Mar 2026 23:15:45 -0700 (PDT) Received: from AHUANG12-3ZHH9X.lenovo.com (61-221-208-111.hinet-ip.hinet.net. [61.221.208.111]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82a6bef5ed8sm5660824b3a.57.2026.03.18.23.15.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 18 Mar 2026 23:15:45 -0700 (PDT) From: "Adrian Huang (Lenovo)" To: Joerg Roedel , Suravee Suthikulpanit Cc: Will Deacon , Robin Murphy , iommu@lists.linux.dev, linux-kernel@vger.kernel.org, ahuang12@lenovo.com, "Adrian Huang (Lenovo)" Subject: [PATCH 1/2] iommu/amd: Keep x2apic enabled when appending amd_iommu=off Date: Thu, 19 Mar 2026 14:15:06 +0800 Message-Id: <20260319061507.541-2-adrianhuang0701@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260319061507.541-1-adrianhuang0701@gmail.com> References: <20260319061507.541-1-adrianhuang0701@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" When booting with amd_iommu=3Doff, the AMD IOMMU driver currently disables the entire IOMMU subsystem, which also results in x2APIC being turned off. Consequently, the APIC mode falls back from x2APIC to physical flat mode. The dmesg log shows the transition: x2apic: enabled by BIOS, switching to x2apic ops ... APIC: Switched APIC routing to: cluster x2apic ... APIC: Switch to symmetric I/O mode setup x2apic: IRQ remapping doesn't support X2APIC mode x2apic disabled APIC: Switched APIC routing to: physical flat Since physical flat mode supports only up to 255 APIC IDs, systems with large CPU counts cannot fully initialize. For example, on a 448-core system, the kernel reports repeated errors such as: smpboot: CPU 112 has invalid APIC ID 100. Aborting bringup smpboot: CPU 113 has invalid APIC ID 102. Aborting bringup ... smp: Brought up 2 nodes, 224 CPUs Eventually, only 224 CPUs are brought up because of valid APIC IDs and the APIC ID limitation of the physical flat mode. In contrast, on an Intel platform with 960 cores, booting with intel_iommu=3Doff does not disable x2APIC: x2apic: enabled by BIOS, switching to x2apic ops ... APIC: Switched APIC routing to: cluster x2apic ... APIC: Switch to symmetric I/O mode setup DMAR: Host address width 46 ... smpboot: CPU0: Intel(R) Xeon(R) Platinum 8490H (family: 0x6, model: 0x8f, stepping: 0x6) ... smp: Brought up 8 nodes, 960 CPUs This confirms that x2APIC remains enabled when intel_iommu=3Doff is specified. Adjust the semantics of "amd_iommu=3Doff" so that: * DMA translation is disabled * x2apic remains enabled This preserves x2APIC functionality and allows large CPU count systems to operate correctly, while still disabling DMA remapping. With this patch, the system correctly brings up all 448 cores when booting with amd_iommu=3Doff, as verified by the logs below: x2apic: enabled by BIOS, switching to x2apic ops ... APIC: Switched APIC routing to: cluster x2apic ... APIC: Switch to symmetric I/O mode setup ... smp: Brought up 2 nodes, 448 CPUs ... AMD-Vi: Interrupt remapping enabled AMD-Vi: X2APIC enabled ... Signed-off-by: Adrian Huang (Lenovo) --- drivers/iommu/amd/amd_iommu.h | 1 + drivers/iommu/amd/init.c | 56 ++++++++++++++++++++++++++++------- drivers/iommu/amd/iommu.c | 14 +++++++++ 3 files changed, 61 insertions(+), 10 deletions(-) diff --git a/drivers/iommu/amd/amd_iommu.h b/drivers/iommu/amd/amd_iommu.h index 1342e764a548..82c10f55f0ea 100644 --- a/drivers/iommu/amd/amd_iommu.h +++ b/drivers/iommu/amd/amd_iommu.h @@ -22,6 +22,7 @@ void amd_iommu_restart_event_logging(struct amd_iommu *io= mmu); void amd_iommu_restart_ga_log(struct amd_iommu *iommu); void amd_iommu_restart_ppr_log(struct amd_iommu *iommu); void amd_iommu_set_rlookup_table(struct amd_iommu *iommu, u16 devid); +void amd_iommu_dev_set_pci_msi_domain(struct device *dev); void iommu_feature_enable(struct amd_iommu *iommu, u8 bit); void *__init iommu_alloc_4k_pages(struct amd_iommu *iommu, gfp_t gfp, size_t size); diff --git a/drivers/iommu/amd/init.c b/drivers/iommu/amd/init.c index f3fd7f39efb4..0f577534702d 100644 --- a/drivers/iommu/amd/init.c +++ b/drivers/iommu/amd/init.c @@ -3396,6 +3396,41 @@ static __init void iommu_snp_enable(void) #endif } =20 +static int __init amd_iommu_devices_set_pci_msi_domain(void) +{ + struct pci_dev *dev =3D NULL; + struct amd_iommu *iommu; + int ret =3D 0; + + /* Register IRQ handler for each iommu device. */ + for_each_iommu(iommu) { + iommu->dev =3D pci_get_domain_bus_and_slot(iommu->pci_seg->id, + PCI_BUS_NUM(iommu->devid), + iommu->devid & 0xff); + if (!iommu->dev) + return -ENODEV; + + ret =3D iommu_init_irq(iommu); + if (ret) + return ret; + + iommu->dev->irq_managed =3D 1; + } + + /* + * In configurations where the IOMMU is disabled but x2APIC is + * required for high CPU counts (> 256), the kernel must explicitly + * map PCI Message Signaled Interrupt (MSI) domains to the IOMMU + * hardware's interrupt domain to ensure valid interrupt routing. + */ + for_each_pci_dev(dev) + amd_iommu_dev_set_pci_msi_domain(&dev->dev); + + print_iommu_info(); + + return ret; +} + /*************************************************************************= *** * * AMD IOMMU Initialization State Machine @@ -3416,13 +3451,8 @@ static int __init state_next(void) } break; case IOMMU_IVRS_DETECTED: - if (amd_iommu_disabled) { - init_state =3D IOMMU_CMDLINE_DISABLED; - ret =3D -EINVAL; - } else { - ret =3D early_amd_iommu_init(); - init_state =3D ret ? IOMMU_INIT_ERROR : IOMMU_ACPI_FINISHED; - } + ret =3D early_amd_iommu_init(); + init_state =3D ret ? IOMMU_INIT_ERROR : IOMMU_ACPI_FINISHED; break; case IOMMU_ACPI_FINISHED: early_enable_iommus(); @@ -3430,9 +3460,15 @@ static int __init state_next(void) init_state =3D IOMMU_ENABLED; break; case IOMMU_ENABLED: - register_syscore(&amd_iommu_syscore); - iommu_snp_enable(); - ret =3D amd_iommu_init_pci(); + if (amd_iommu_disabled) { + amd_iommu_devices_set_pci_msi_domain(); + init_state =3D IOMMU_CMDLINE_DISABLED; + ret =3D -EINVAL; + } else { + register_syscore(&amd_iommu_syscore); + iommu_snp_enable(); + ret =3D amd_iommu_init_pci(); + } init_state =3D ret ? IOMMU_INIT_ERROR : IOMMU_PCI_INIT; break; case IOMMU_PCI_INIT: diff --git a/drivers/iommu/amd/iommu.c b/drivers/iommu/amd/iommu.c index 81c4d7733872..75b10eca9ecf 100644 --- a/drivers/iommu/amd/iommu.c +++ b/drivers/iommu/amd/iommu.c @@ -2439,6 +2439,20 @@ static void detach_device(struct device *dev) mutex_unlock(&dev_data->mutex); } =20 +void amd_iommu_dev_set_pci_msi_domain(struct device *dev) +{ + struct amd_iommu *iommu; + + if (!check_device(dev)) + return; + + iommu =3D rlookup_amd_iommu(dev); + if (!iommu) + return; + + amd_iommu_set_pci_msi_domain(dev, iommu); +} + static struct iommu_device *amd_iommu_probe_device(struct device *dev) { struct iommu_device *iommu_dev; --=20 2.47.3