From nobody Mon Apr 6 17:41:41 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 31A251E0DD8 for ; Thu, 19 Mar 2026 06:00:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773900003; cv=none; b=OYGkAV9EkV/i97J5Es32LxzOB826Wt/J/p0ZMUdBb3QuuP/MI069krPafLfXArUGvdHA3LN6b7P1JmkNVw842Va7A+Vfe5VCOpoR5Lorx5yrppk1ECYdcf9z64/MTa7aSPbCKeWJ63zz34jvduO6JKqcFLKXyhkyDeu7U5bJBWQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773900003; c=relaxed/simple; bh=phlz7lNAhvXN0hEIT6ClaBZaJ7P5qlMteCFYP4WlGM8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=VVIB49I3YTUmPAecRUO+W+d1Iw8eI0D0QH5Ie+aGWS0wIGKzLN0jAvVNeLSv1nGmHbofi2mYjdMhgMl2uWIKzo4j0D2gHhSy1R3acljRaAlTAiSHRH2EOd8e6ykEFx3y5pDsEDTdQNT7rOQE09zyfz1kscJPizB6ZC7CG1FgcD0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=cAOMVGTP; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=VQNk7fd3; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="cAOMVGTP"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="VQNk7fd3" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62J5Y2Zr3733210 for ; Thu, 19 Mar 2026 05:59:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= OflPgbJUeB9MU802D7Qb7B2sM8brxEZYSrbm3iiUBSI=; b=cAOMVGTPIR4NqfhR FV6kHFAd5YS7Pg3Q7vlDM9HvJrnNj08R/OjinKdmsUbFk4h66wSY3QL3KE2DDazw nBSwUA51LVGI9ltdFvlbMAwuB90uJ5JvB3mPSUazT5Y3+M5BYWg7DHtouiNsWApC e2nO+8z8P6PAKf1jEGMtuZFIakgRwmqp0yxPHCEFfjy9LdSWCOEEHizfgBzrEjd6 x8y9/km89Ims92ViaQ4LU0gD2KaGyiqgn25ywTzQUznNwzNVvG47ahIdOM98oiLc n1EnlvKK8bM8ddYXsP7Aevj3X2Oy96HAfOJQ5zzl43juYV+Cuu71dqxU1itRwnhq bo7Xdw== Received: from mail-qt1-f198.google.com (mail-qt1-f198.google.com [209.85.160.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cyut1b7xj-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 19 Mar 2026 05:59:58 +0000 (GMT) Received: by mail-qt1-f198.google.com with SMTP id d75a77b69052e-509007aea22so28259851cf.0 for ; Wed, 18 Mar 2026 22:59:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773899998; x=1774504798; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=OflPgbJUeB9MU802D7Qb7B2sM8brxEZYSrbm3iiUBSI=; b=VQNk7fd3wS0E3iTP7EyfMGeEkVs75KpixXq4mNnJ9VDHMJyviduWB5HZnnzcjcXUTA tDZv/eIOa3ZAZncJB8DlezMtsMo11YhfyTT0wOidW9HNgZavIKTg/eC2g70qPN6T8F5G DocQZ5lxY5JMlFEfoJJc9wDbRebUjOT7L82LO+6wXePQIaUG6ti9W5JMqDXojp7B31Kz KE5IRKjNDreDBF5y6HFNvaLg0y0B/hBsglr6fnu33svZMcRDKe/f/m8YpZKPhzxCnuEb 5vfPsAUrEBc6Kq0s6jqfCrtsyQn4FqsLwI9bUnBhaFCHqswOtm7rOD2Fvom87mUWREMD lrTg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773899998; x=1774504798; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=OflPgbJUeB9MU802D7Qb7B2sM8brxEZYSrbm3iiUBSI=; b=A8CBokhnsVeIrhysxq1Z6xUVsfQhVXgtW0utjS3dp5C6vTjs+vrF57ys8FCgF1HpxU jmdt6Ii+p1ZqNV/aeXAwgcj7MmnB8m3q04UWQcAYSkdC178ytN6CBG6DOk4O204C+Aj7 g33aPdbPp0JjwRYtOExEPx1o+5iBA46VsqVLG+3EAlyigAztds2yvgtz+MdXX5ufDPRx oTeEjUFH7X8TtrJPZ3zCD6Xs3k4Clr+ARTBr81+FvjbeRPupPNlEuBATPWl/qExXGzK7 OUFBwW0qabN7v8dSFhjidbiY6zXU7gF6zgvFvmpYu0Uvh+wp6zYwgt2jiN2VfvFC0PVI trLQ== X-Forwarded-Encrypted: i=1; AJvYcCUFAavDYjNJ63xksXLxSjCUOC3hrmUCf2BkHIA28HTDr8yaxC6vY6K8XRC4DYsCh2GK5cKZU5hhnKknltU=@vger.kernel.org X-Gm-Message-State: AOJu0YzR+w49okzLoKmTlG6VuyMZJW/AmhgdB8trKhmwzBvatCVqMv6O Uf1ti48MOwr/XT7bGPl8XgIr7o981BeqeF6IyOL5VW2GLbmZ4Wm86fIunWC6druuLQ8UMz5owwK oQLOpGXVOlHlKbX7eqpTToHLLXybA2YpqGtbF9dG7MXSJ+9ziFJ6sbokzthb2GV12fQ8= X-Gm-Gg: ATEYQzxQN7RBFu1snpS714ej2w1ArbE701HycbVXtruCY65QrYhP+DT+0T7hUvk8pv2 PS0vSebOuNqnbEsbKASFa0eeWQy3ngh8ku+cZqkgbVTMWlfXJqs4NzQ5Zhhsu09LciSZtPAgBA0 ixGMdJ1SdVaBHWSVory1sQWGjvPWEeuEQ1dB9YqQJdFndUTopbR1LxrbFcM8kDWn18h3DpoIvrs JWa8b2rdn/kpAgK49ThBpaCVDndQHJtLpv5c2Hh9ITUmEObpxcSNPzWGDbXTl2r3kAktrJhgRG3 z0XerNOUlloi2pRue/Lmjd+OdHrNpbl05RwBNHyAdJQmoIL8m44xlrSAZAZi0wwjD/A8PMlpWBA WKH+cKmUT1dotCYQj2aYVKVnyFWek/bRM7Q9QyOZMzND/ZdZDkviFmShXwrywFJILS5XLFOLZoO S1zTXTHlYOzUpERkQ8BriB1CMttj8jY8Q5bEg= X-Received: by 2002:ac8:5910:0:b0:509:23ee:b9a5 with SMTP id d75a77b69052e-50b147634e3mr82832701cf.5.1773899998266; Wed, 18 Mar 2026 22:59:58 -0700 (PDT) X-Received: by 2002:ac8:5910:0:b0:509:23ee:b9a5 with SMTP id d75a77b69052e-50b147634e3mr82832451cf.5.1773899997747; Wed, 18 Mar 2026 22:59:57 -0700 (PDT) Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5a279c7415asm993174e87.56.2026.03.18.22.59.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 18 Mar 2026 22:59:56 -0700 (PDT) From: Dmitry Baryshkov Date: Thu, 19 Mar 2026 07:59:46 +0200 Subject: [PATCH v8 02/11] media: qcom: iris: use common set_preset_registers function Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260319-iris-platform-data-v8-2-55a9566ebf60@oss.qualcomm.com> References: <20260319-iris-platform-data-v8-0-55a9566ebf60@oss.qualcomm.com> In-Reply-To: <20260319-iris-platform-data-v8-0-55a9566ebf60@oss.qualcomm.com> To: Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Bryan O'Donoghue , Mauro Carvalho Chehab Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=6499; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=phlz7lNAhvXN0hEIT6ClaBZaJ7P5qlMteCFYP4WlGM8=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBpu5DUtSw5t2hTXdCFOOdNBu7SxipEMDYH+JdXZ 1pL4rqwZGeJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCabuQ1AAKCRCLPIo+Aiko 1RnpB/9YuRCSk32hAC3u51ngdzdH8UJUy3yHJ4tUcXYyu2rgQhpZexpAEHZ9+HdPFD1MTySzIqS x5Jx0x80KgMRlh9anAsqbVD8W2EXexJuPUogialQoLeaEYNIgAp5GHNkTlPlLofnq+YdOlOR5IG XfpsK42pCh+3ommPLT6tra/6+GNv/tJOeJMCem0NQWBGm18UENyVXe5gt4BviPTeCWDgce7QiKZ bzc7n6AAFnma3sQDPbOZweZOOWxddapWGJKjBAyg+JzixJpZ+5NQcnXNP6bdnJfbaaMaHqKIUFA cKTK0VN2y6Wh1UoScIhT/gTjscYHJnV81+QZq9bS2xwIJS5w X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-GUID: XB1jUxHexnDt_-U-esB6hu13HsSI-Y-c X-Authority-Analysis: v=2.4 cv=ModfKmae c=1 sm=1 tr=0 ts=69bb90df cx=c_pps a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=LmgrmXmU8fDMlo1BKrQA:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22 X-Proofpoint-ORIG-GUID: XB1jUxHexnDt_-U-esB6hu13HsSI-Y-c X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzE5MDA0NCBTYWx0ZWRfX4ER4M99nVoak 2KL+LVHkb0SvV+LODMOXCFi7AoRbsFbqkBhTGCrtUSUWg6P1fbRWJcvtpHEyrmFTnsyAWv81bmt Yo8lSV/jEqvUc78msVbHuOur5hdQz/OK5epCUZP2aEcYIO9bhFzrEtqHvvwrGQhPQnUO3UrbgDd PdBHrXhPydFhBkoJ1SpIfBwJNIhy/ALI+EyRnBVAxcIX9Fd7UzXtnISmFidMeg2Av4BjrfEETe+ jGoMWutZo4iCQVnBeLoftdTY6JO+zzkrj95vuUpY5mrg84EwYjpmBhnpdDXd881tcgq6Lal4m1H /pZW0+yjheT9CFrx49wz9OTkcqQqEcXoMkXLmyAbXV9lYXNFH072b3A+2KFclqDKT4FDd6mzotE tUYfGO7mItp7acoq5lKJKWwH6Zzf76B47dUN6eqsU8jXMJmiodIkXCwpgDHesur8LWmw8+mELoW ejjVcyiAs/KI/3d6bpw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-19_01,2026-03-17_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 impostorscore=0 priorityscore=1501 lowpriorityscore=0 bulkscore=0 clxscore=1015 adultscore=0 spamscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603190044 The set_preset_registers is (currently) common to all supported devices. Extract it to a iris_vpu_common.c and call it directly from iris_vpu_power_on(). Later, if any of the devices requires special handling, it can be sorted out separately. Reviewed-by: Dikshita Agarwal Signed-off-by: Dmitry Baryshkov --- drivers/media/platform/qcom/iris/iris_platform_common.h | 1 - drivers/media/platform/qcom/iris/iris_platform_gen1.c | 7 ------- drivers/media/platform/qcom/iris/iris_platform_gen2.c | 9 --------- drivers/media/platform/qcom/iris/iris_vpu_common.c | 7 ++++++- drivers/media/platform/qcom/iris/iris_vpu_common.h | 2 ++ 5 files changed, 8 insertions(+), 18 deletions(-) diff --git a/drivers/media/platform/qcom/iris/iris_platform_common.h b/driv= ers/media/platform/qcom/iris/iris_platform_common.h index e4eefc646c7f..d7106902698c 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_common.h +++ b/drivers/media/platform/qcom/iris/iris_platform_common.h @@ -207,7 +207,6 @@ struct iris_platform_data { struct iris_inst *(*get_instance)(void); u32 (*get_vpu_buffer_size)(struct iris_inst *inst, enum iris_buffer_type = buffer_type); const struct vpu_ops *vpu_ops; - void (*set_preset_registers)(struct iris_core *core); const struct icc_info *icc_tbl; unsigned int icc_tbl_size; const struct bw_info *bw_tbl_dec; diff --git a/drivers/media/platform/qcom/iris/iris_platform_gen1.c b/driver= s/media/platform/qcom/iris/iris_platform_gen1.c index 07ed572e895b..ed07d1b00e43 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_gen1.c +++ b/drivers/media/platform/qcom/iris/iris_platform_gen1.c @@ -260,11 +260,6 @@ static struct platform_inst_caps platform_inst_cap_sm8= 250 =3D { .max_operating_rate =3D MAXIMUM_FPS, }; =20 -static void iris_set_sm8250_preset_registers(struct iris_core *core) -{ - writel(0x0, core->reg_base + 0xB0088); -} - static const struct icc_info sm8250_icc_table[] =3D { { "cpu-cfg", 1000, 1000 }, { "video-mem", 1000, 15000000 }, @@ -343,7 +338,6 @@ const struct iris_platform_data sm8250_data =3D { .init_hfi_response_ops =3D iris_hfi_gen1_response_ops_init, .get_vpu_buffer_size =3D iris_vpu_buf_size, .vpu_ops =3D &iris_vpu2_ops, - .set_preset_registers =3D iris_set_sm8250_preset_registers, .icc_tbl =3D sm8250_icc_table, .icc_tbl_size =3D ARRAY_SIZE(sm8250_icc_table), .clk_rst_tbl =3D sm8250_clk_reset_table, @@ -397,7 +391,6 @@ const struct iris_platform_data sc7280_data =3D { .init_hfi_response_ops =3D iris_hfi_gen1_response_ops_init, .get_vpu_buffer_size =3D iris_vpu_buf_size, .vpu_ops =3D &iris_vpu2_ops, - .set_preset_registers =3D iris_set_sm8250_preset_registers, .icc_tbl =3D sm8250_icc_table, .icc_tbl_size =3D ARRAY_SIZE(sm8250_icc_table), .bw_tbl_dec =3D sc7280_bw_table_dec, diff --git a/drivers/media/platform/qcom/iris/iris_platform_gen2.c b/driver= s/media/platform/qcom/iris/iris_platform_gen2.c index 1f23ddb972f0..c84d4399f84d 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_gen2.c +++ b/drivers/media/platform/qcom/iris/iris_platform_gen2.c @@ -756,11 +756,6 @@ static struct platform_inst_caps platform_inst_cap_sm8= 550 =3D { .max_operating_rate =3D MAXIMUM_FPS, }; =20 -static void iris_set_sm8550_preset_registers(struct iris_core *core) -{ - writel(0x0, core->reg_base + 0xB0088); -} - static const struct icc_info sm8550_icc_table[] =3D { { "cpu-cfg", 1000, 1000 }, { "video-mem", 1000, 15000000 }, @@ -917,7 +912,6 @@ const struct iris_platform_data sm8550_data =3D { .init_hfi_response_ops =3D iris_hfi_gen2_response_ops_init, .get_vpu_buffer_size =3D iris_vpu_buf_size, .vpu_ops =3D &iris_vpu3_ops, - .set_preset_registers =3D iris_set_sm8550_preset_registers, .icc_tbl =3D sm8550_icc_table, .icc_tbl_size =3D ARRAY_SIZE(sm8550_icc_table), .clk_rst_tbl =3D sm8550_clk_reset_table, @@ -1018,7 +1012,6 @@ const struct iris_platform_data sm8650_data =3D { .init_hfi_response_ops =3D iris_hfi_gen2_response_ops_init, .get_vpu_buffer_size =3D iris_vpu33_buf_size, .vpu_ops =3D &iris_vpu33_ops, - .set_preset_registers =3D iris_set_sm8550_preset_registers, .icc_tbl =3D sm8550_icc_table, .icc_tbl_size =3D ARRAY_SIZE(sm8550_icc_table), .clk_rst_tbl =3D sm8650_clk_reset_table, @@ -1114,7 +1107,6 @@ const struct iris_platform_data sm8750_data =3D { .init_hfi_response_ops =3D iris_hfi_gen2_response_ops_init, .get_vpu_buffer_size =3D iris_vpu33_buf_size, .vpu_ops =3D &iris_vpu35_ops, - .set_preset_registers =3D iris_set_sm8550_preset_registers, .icc_tbl =3D sm8550_icc_table, .icc_tbl_size =3D ARRAY_SIZE(sm8550_icc_table), .clk_rst_tbl =3D sm8750_clk_reset_table, @@ -1212,7 +1204,6 @@ const struct iris_platform_data qcs8300_data =3D { .init_hfi_response_ops =3D iris_hfi_gen2_response_ops_init, .get_vpu_buffer_size =3D iris_vpu_buf_size, .vpu_ops =3D &iris_vpu3_ops, - .set_preset_registers =3D iris_set_sm8550_preset_registers, .icc_tbl =3D sm8550_icc_table, .icc_tbl_size =3D ARRAY_SIZE(sm8550_icc_table), .clk_rst_tbl =3D sm8550_clk_reset_table, diff --git a/drivers/media/platform/qcom/iris/iris_vpu_common.c b/drivers/m= edia/platform/qcom/iris/iris_vpu_common.c index 548e5f1727fd..faabf53126f3 100644 --- a/drivers/media/platform/qcom/iris/iris_vpu_common.c +++ b/drivers/media/platform/qcom/iris/iris_vpu_common.c @@ -468,7 +468,7 @@ int iris_vpu_power_on(struct iris_core *core) =20 iris_opp_set_rate(core->dev, freq); =20 - core->iris_platform_data->set_preset_registers(core); + iris_vpu_set_preset_registers(core); =20 iris_vpu_interrupt_init(core); core->intr_status =3D 0; @@ -485,3 +485,8 @@ int iris_vpu_power_on(struct iris_core *core) =20 return ret; } + +void iris_vpu_set_preset_registers(struct iris_core *core) +{ + writel(0x0, core->reg_base + 0xb0088); +} diff --git a/drivers/media/platform/qcom/iris/iris_vpu_common.h b/drivers/m= edia/platform/qcom/iris/iris_vpu_common.h index f6dffc613b82..07728c4c72b6 100644 --- a/drivers/media/platform/qcom/iris/iris_vpu_common.h +++ b/drivers/media/platform/qcom/iris/iris_vpu_common.h @@ -39,4 +39,6 @@ int iris_vpu35_vpu4x_power_on_controller(struct iris_core= *core); void iris_vpu35_vpu4x_program_bootup_registers(struct iris_core *core); u64 iris_vpu3x_vpu4x_calculate_frequency(struct iris_inst *inst, size_t da= ta_size); =20 +void iris_vpu_set_preset_registers(struct iris_core *core); + #endif --=20 2.47.3