From nobody Mon Apr 6 15:42:51 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E44BC3B895A for ; Thu, 19 Mar 2026 09:24:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773912259; cv=none; b=roZ7ER0h0/diO9XjARvhD5K1vpiz0wPU96NA1ruoyM4dqNLADNngNiAbYwG1sFyObYGNg/LSZRNfpK8noUFiolcEBxVIeytfdh2Yq7wkDLerji8dVkN5+kpaGEJX8LQjhwpPOjWBDcf69UWXHUGhQs7Ix8DBThovwC+Y8iWhxYI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773912259; c=relaxed/simple; bh=xPNWlKVMIQknu9+9+v4JwnumN7M6yXFMI+Yz7sGZ5rs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=J5iE4tkR9mlciqaKtiVvJ8PJuYYwv/PZKqn2FptqHpf+F4BfyRvv7SM2u3ggVjdUpYeoBYH+/iDQ91xJkMi9D1+OGz4DkzAb80/8hr80pkk0otBwb5H6Nt0/v8FmOgkuV2pD9108K0AcUiy4mSpnqdF3rr5dNFN5pmhCIurlTSQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=T9Wk+EMJ; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=TFRIZORs; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="T9Wk+EMJ"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="TFRIZORs" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62J74DKA2667311 for ; Thu, 19 Mar 2026 09:24:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= CdLg72MqKOtwE6O/iDfG+h4Z8HsPweTuccrc1puiDaU=; b=T9Wk+EMJzq0cZVnr 7sLIwxAnT6oc4hbpVOI+T7wV1HvC1sI60kglmEhhZRtIQjsc+psohIcWlYqcmB36 azrYFSrV4B9DQQihuPD8O1kU9jWMKrCibgQMx8bIxch1M3+auKv8RmYBPsQP3Ljp zm03NoW61YDUf/OEnV9jpZBAyAAfva+6KGXcg28rhTXuzBY5O+vTPeQ9HF4J7agN i3HShk1JMbq6eVL60O93EMGEcgp2FFZdp/fvOMgEvxXhK1R+Lc85ydrRnfwZDTwb KU4ZkPVj5W6RDyRC2vhCe72p4hGr3Y7AxplC64dhf+LdfOVfSWnooV25hfNQLUpW jIdz4g== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cytj544sj-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 19 Mar 2026 09:24:16 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2b06c242a34so40513895ad.0 for ; Thu, 19 Mar 2026 02:24:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773912256; x=1774517056; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=CdLg72MqKOtwE6O/iDfG+h4Z8HsPweTuccrc1puiDaU=; b=TFRIZORsj5gFaqaNfBAs5PBPfn+9dgOciFsYsIJcUY4h8aEYsuA5WyUnVUB5IozWAB B/xoPgevamw772HfyGo09KlcVcAzyT42nEqtVzfpLdkv8gO6jLI9VwwG8d5gMUSTuzuB zIj0+KaY+5Viu6x76sXlPdhPF4u59Akc2hXv2xzbV0jyTxMbgHvpmxfUtUMq+xGEzuQ0 zzmMJJfPuasl6LXkGBXlsgNBAKZlcJ7j/a72MDLrZqBzWXzUiNyfC9fiQgbgxI2QFz73 LnkU34bZ7IJohf1WC0V1lUNmNwCfrtEOZFTHPjKEDX+Oh44gxa4wfii2Q3YSHDgTVvsz HfBQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773912256; x=1774517056; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=CdLg72MqKOtwE6O/iDfG+h4Z8HsPweTuccrc1puiDaU=; b=dhJDelq75h3tJEVscjqbM18NjyKB1azpHw7BuDgZZaZrpNdEAur8Dwy+AV59NqfnwO GqgjGC+g8uz4FTElt+RkSoOuh9PCMlhDskIejA06WclS0tOfIuisKq+k22lEYwc7Jk2J MAts21+zKlAx0RJwq/rvypsK9kmJnlvcRWEcfSHw78PdQ7phOSZIEqMHYGqRz2r4HkV9 mBmfy+AKYKbk0rHmGWZSdPO66thKNkigLN3w3DvuPDAXNuFcZzypcBlwkoUeH3mqkH10 ShqYM1cAkKpq5f7+DsdlnMfbck02/WWlx3oU+cC6PX3v3IBmwzf6zQEC3o+cxX4oQJAZ 3/UA== X-Forwarded-Encrypted: i=1; AJvYcCXP/3Uvogguqg8TqffyoVHllLMSx6qU3i8yB7mWecQiVzTXnlgKiv1velOYMybHyk5FocXwZXCFntr44AU=@vger.kernel.org X-Gm-Message-State: AOJu0YxtCA7Uow8pPsR3O/scTTSX0juZzoVpkSL8CjiGIRdPv+zqsOP2 6/3p1vMrteKzfXA8uPWPx7F3qchCCXxZMbmZ3sQe3iO7qKTAtNcyC9e0qwwG+o5QN8GeiB7fhzf C2l8bqBE+qWVwg/EtHgODuOf/9EHXx0o5u3DuatosIt4wxSPy9EqDN5sQfNdtIfmRgic= X-Gm-Gg: ATEYQzyBs5fB6sEM7insqzG3fOnAWbMLBERW1xuDVMU7oTl6phm3aT2JrlThXk+2qmk MzjYt2lvXt5ldI/q2SjK3KctyxS6zT+qLsrrARtYgfqPkcTX2eeNO79+IsRrSsRJ2pDhKKQgQ1R pM+cNDZk7zvNXc+LbJ18mWgjgXD1Imb43bCB2pXIVl5yepZJFbcSLPJNE0hWcTawO1G3KrX1hVQ rycSooAMrTaOHME/YHecKPllT7EiULE0I48Zm/EDpWZQ7VkvGpylxpXENESbb5h2mNaDTOpgNPS vxO9LhDd+ARlX1kiwlW/L5oyLDv32NrgUlOBsq0qeQF7LktTsPtae44UNFAfvilQeFwegw5Nj1v opZUCfdVJYt2LV9HiLaZW7D3fDD89LpaWpqKIFTD6/UF/bcL/yKXprciSj8f9wyd2uJtiBn825K YQuem9m5TqmgZ3gQlqOoD4 X-Received: by 2002:a17:903:2445:b0:2ae:567f:fd7f with SMTP id d9443c01a7336-2b06e4467d8mr65553125ad.53.1773912255769; Thu, 19 Mar 2026 02:24:15 -0700 (PDT) X-Received: by 2002:a17:903:2445:b0:2ae:567f:fd7f with SMTP id d9443c01a7336-2b06e4467d8mr65552695ad.53.1773912255239; Thu, 19 Mar 2026 02:24:15 -0700 (PDT) Received: from WANGAOW-LAB01.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b0704ccc67sm48391035ad.15.2026.03.19.02.24.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 02:24:14 -0700 (PDT) From: Wangao Wang Date: Thu, 19 Mar 2026 17:23:55 +0800 Subject: [PATCH v3 3/5] media: iris: Add platform data for X1P42100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260319-enable_iris_on_purwa-v3-3-bf8f3e9a8c9c@oss.qualcomm.com> References: <20260319-enable_iris_on_purwa-v3-0-bf8f3e9a8c9c@oss.qualcomm.com> In-Reply-To: <20260319-enable_iris_on_purwa-v3-0-bf8f3e9a8c9c@oss.qualcomm.com> To: Bryan O'Donoghue , Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Wangao Wang X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1773912238; l=7783; i=wangao.wang@oss.qualcomm.com; s=20251021; h=from:subject:message-id; bh=xPNWlKVMIQknu9+9+v4JwnumN7M6yXFMI+Yz7sGZ5rs=; b=DF0yQCNWFKxJRagdPLNH72qEosxXViTbUeW/5xKwZjpnlmZVj43F/df2jlKpTwfRTmcVX5x30 SRsPFKyJsBZDj3folS/m1UzvkswOugl2ucru5Jljr0jG8qw07gxniFi X-Developer-Key: i=wangao.wang@oss.qualcomm.com; a=ed25519; pk=bUPgYblBUAsoPyGfssbNR7ZXUSGF8v1VF4FJzSO6/aA= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzE5MDA3NCBTYWx0ZWRfX+iC937+9uplP C+VWptpdArQupJY/yy9CDcDfbSldWC0csRLIfBolllbsmpk4qxouGFLpBtsEbsP9AHVRD5pDA04 mBrLm3GDqPJcAJvKwmPbjPOGhTnu0PLyH0OxBVsSxUcWwWyqYeI4WKGgg+7ZNWG3QjJPih2NARg atfxhiA58UeVE9ZiV2XsXLXMgFSSMGoY7gwF9hrsQ+LUY1zkQEL/AywWYKsErJgrApfWKmsecDh dDDgYkzba45wo5G4U+BOm01ICZmzYO09vtX2+eJMSkao9EMmDXhsgFMzsFLTCjw2xI2cevXPmtM Wf43SEpsvFFj5LYFgrf3aoNs1ZYZ/XkDUYX3/+Oi4DK1BEVwIXNuWmMyv4kPvAVDKM8QYcGh5+P ZDqLF9nXMMvGGEdzbMtyEqfbwkj1Z70uf4obdXrgdURZQ6FCP36pOUuS0matlt9hLJUS6jXclw1 16AOhQxvEPLJiHDw+zQ== X-Proofpoint-ORIG-GUID: gbMSGfSDYYQSMl-vYijU0-5BTztPQQSI X-Proofpoint-GUID: gbMSGfSDYYQSMl-vYijU0-5BTztPQQSI X-Authority-Analysis: v=2.4 cv=dM+rWeZb c=1 sm=1 tr=0 ts=69bbc0c0 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=jfxm0zpEqxNMAX7I8EwA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-19_01,2026-03-17_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 adultscore=0 clxscore=1015 priorityscore=1501 phishscore=0 impostorscore=0 bulkscore=0 lowpriorityscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603190074 Introduce platform data for X1P42100, derived from SM8550 but using a different clock configuration and a dedicated OPP setup. Signed-off-by: Wangao Wang --- .../platform/qcom/iris/iris_platform_common.h | 1 + .../media/platform/qcom/iris/iris_platform_gen2.c | 97 ++++++++++++++++++= ++++ .../platform/qcom/iris/iris_platform_x1p42100.h | 22 +++++ drivers/media/platform/qcom/iris/iris_probe.c | 4 + 4 files changed, 124 insertions(+) diff --git a/drivers/media/platform/qcom/iris/iris_platform_common.h b/driv= ers/media/platform/qcom/iris/iris_platform_common.h index 5a489917580eb10022fdcb52f7321a915e8b239d..2e97360ddcd56a4b61fb296782b= 0c914b6154784 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_common.h +++ b/drivers/media/platform/qcom/iris/iris_platform_common.h @@ -47,6 +47,7 @@ extern const struct iris_platform_data sm8250_data; extern const struct iris_platform_data sm8550_data; extern const struct iris_platform_data sm8650_data; extern const struct iris_platform_data sm8750_data; +extern const struct iris_platform_data x1p42100_data; =20 enum platform_clk_type { IRIS_AXI_CLK, /* AXI0 in case of platforms with multiple AXI clocks */ diff --git a/drivers/media/platform/qcom/iris/iris_platform_gen2.c b/driver= s/media/platform/qcom/iris/iris_platform_gen2.c index 5da90d47f9c6eab4a7e6b17841fdc0e599397bf7..23b8753805068a624bec6483542= d3146671c75e6 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_gen2.c +++ b/drivers/media/platform/qcom/iris/iris_platform_gen2.c @@ -15,6 +15,7 @@ #include "iris_platform_qcs8300.h" #include "iris_platform_sm8650.h" #include "iris_platform_sm8750.h" +#include "iris_platform_x1p42100.h" =20 #define VIDEO_ARCH_LX 1 #define BITRATE_MAX 245000000 @@ -1317,3 +1318,99 @@ const struct iris_platform_data qcs8300_data =3D { .enc_op_int_buf_tbl =3D sm8550_enc_op_int_buf_tbl, .enc_op_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_enc_op_int_buf_tbl), }; + +const struct iris_platform_data x1p42100_data =3D { + .get_instance =3D iris_hfi_gen2_get_instance, + .init_hfi_command_ops =3D iris_hfi_gen2_command_ops_init, + .init_hfi_response_ops =3D iris_hfi_gen2_response_ops_init, + .get_vpu_buffer_size =3D iris_vpu_buf_size, + .vpu_ops =3D &iris_vpu3_purwa_ops, + .set_preset_registers =3D iris_set_sm8550_preset_registers, + .icc_tbl =3D sm8550_icc_table, + .icc_tbl_size =3D ARRAY_SIZE(sm8550_icc_table), + .clk_rst_tbl =3D sm8550_clk_reset_table, + .clk_rst_tbl_size =3D ARRAY_SIZE(sm8550_clk_reset_table), + .bw_tbl_dec =3D sm8550_bw_table_dec, + .bw_tbl_dec_size =3D ARRAY_SIZE(sm8550_bw_table_dec), + .pmdomain_tbl =3D sm8550_pmdomain_table, + .pmdomain_tbl_size =3D ARRAY_SIZE(sm8550_pmdomain_table), + .opp_pd_tbl =3D sm8550_opp_pd_table, + .opp_pd_tbl_size =3D ARRAY_SIZE(sm8550_opp_pd_table), + .clk_tbl =3D x1p42100_clk_table, + .clk_tbl_size =3D ARRAY_SIZE(x1p42100_clk_table), + .opp_clk_tbl =3D x1p42100_opp_clk_table, + /* Upper bound of DMA address range */ + .dma_mask =3D 0xe0000000 - 1, + .fwname =3D "qcom/vpu/vpu30_p4.mbn", + .pas_id =3D IRIS_PAS_ID, + .inst_iris_fmts =3D platform_fmts_sm8550_dec, + .inst_iris_fmts_size =3D ARRAY_SIZE(platform_fmts_sm8550_dec), + .inst_caps =3D &platform_inst_cap_sm8550, + .inst_fw_caps_dec =3D inst_fw_cap_sm8550_dec, + .inst_fw_caps_dec_size =3D ARRAY_SIZE(inst_fw_cap_sm8550_dec), + .inst_fw_caps_enc =3D inst_fw_cap_sm8550_enc, + .inst_fw_caps_enc_size =3D ARRAY_SIZE(inst_fw_cap_sm8550_enc), + .tz_cp_config_data =3D tz_cp_config_sm8550, + .tz_cp_config_data_size =3D ARRAY_SIZE(tz_cp_config_sm8550), + .core_arch =3D VIDEO_ARCH_LX, + .hw_response_timeout =3D HW_RESPONSE_TIMEOUT_VALUE, + .ubwc_config =3D &ubwc_config_sm8550, + .num_vpp_pipe =3D 4, + .max_session_count =3D 16, + .max_core_mbpf =3D NUM_MBS_8K * 2, + .max_core_mbps =3D ((7680 * 4320) / 256) * 60, + .dec_input_config_params_default =3D + sm8550_vdec_input_config_params_default, + .dec_input_config_params_default_size =3D + ARRAY_SIZE(sm8550_vdec_input_config_params_default), + .dec_input_config_params_hevc =3D + sm8550_vdec_input_config_param_hevc, + .dec_input_config_params_hevc_size =3D + ARRAY_SIZE(sm8550_vdec_input_config_param_hevc), + .dec_input_config_params_vp9 =3D + sm8550_vdec_input_config_param_vp9, + .dec_input_config_params_vp9_size =3D + ARRAY_SIZE(sm8550_vdec_input_config_param_vp9), + .dec_input_config_params_av1 =3D + sm8550_vdec_input_config_param_av1, + .dec_input_config_params_av1_size =3D + ARRAY_SIZE(sm8550_vdec_input_config_param_av1), + .dec_output_config_params =3D + sm8550_vdec_output_config_params, + .dec_output_config_params_size =3D + ARRAY_SIZE(sm8550_vdec_output_config_params), + + .enc_input_config_params =3D + sm8550_venc_input_config_params, + .enc_input_config_params_size =3D + ARRAY_SIZE(sm8550_venc_input_config_params), + .enc_output_config_params =3D + sm8550_venc_output_config_params, + .enc_output_config_params_size =3D + ARRAY_SIZE(sm8550_venc_output_config_params), + + .dec_input_prop =3D sm8550_vdec_subscribe_input_properties, + .dec_input_prop_size =3D ARRAY_SIZE(sm8550_vdec_subscribe_input_propertie= s), + .dec_output_prop_avc =3D sm8550_vdec_subscribe_output_properties_avc, + .dec_output_prop_avc_size =3D + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_avc), + .dec_output_prop_hevc =3D sm8550_vdec_subscribe_output_properties_hevc, + .dec_output_prop_hevc_size =3D + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_hevc), + .dec_output_prop_vp9 =3D sm8550_vdec_subscribe_output_properties_vp9, + .dec_output_prop_vp9_size =3D + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_vp9), + .dec_output_prop_av1 =3D sm8550_vdec_subscribe_output_properties_av1, + .dec_output_prop_av1_size =3D + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_av1), + + .dec_ip_int_buf_tbl =3D sm8550_dec_ip_int_buf_tbl, + .dec_ip_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_dec_ip_int_buf_tbl), + .dec_op_int_buf_tbl =3D sm8550_dec_op_int_buf_tbl, + .dec_op_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_dec_op_int_buf_tbl), + + .enc_ip_int_buf_tbl =3D sm8550_enc_ip_int_buf_tbl, + .enc_ip_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_enc_ip_int_buf_tbl), + .enc_op_int_buf_tbl =3D sm8550_enc_op_int_buf_tbl, + .enc_op_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_enc_op_int_buf_tbl), +}; diff --git a/drivers/media/platform/qcom/iris/iris_platform_x1p42100.h b/dr= ivers/media/platform/qcom/iris/iris_platform_x1p42100.h new file mode 100644 index 0000000000000000000000000000000000000000..d89acfbc1233dad0692f6c13c3f= c22b10e5bdd80 --- /dev/null +++ b/drivers/media/platform/qcom/iris/iris_platform_x1p42100.h @@ -0,0 +1,22 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef __IRIS_PLATFORM_X1P42100_H__ +#define __IRIS_PLATFORM_X1P42100_H__ + +static const struct platform_clk_data x1p42100_clk_table[] =3D { + {IRIS_AXI_CLK, "iface" }, + {IRIS_CTRL_CLK, "core" }, + {IRIS_HW_CLK, "vcodec0_core" }, + {IRIS_BSE_HW_CLK, "vcodec0_bse" }, +}; + +static const char *const x1p42100_opp_clk_table[] =3D { + "vcodec0_core", + "vcodec0_bse", + NULL, +}; + +#endif diff --git a/drivers/media/platform/qcom/iris/iris_probe.c b/drivers/media/= platform/qcom/iris/iris_probe.c index ddaacda523ecb9990af0dd0640196223fbcc2cab..287f615dfa6479964ed68649f28= 29b5bbeed6cd6 100644 --- a/drivers/media/platform/qcom/iris/iris_probe.c +++ b/drivers/media/platform/qcom/iris/iris_probe.c @@ -374,6 +374,10 @@ static const struct of_device_id iris_dt_match[] =3D { .compatible =3D "qcom,sm8750-iris", .data =3D &sm8750_data, }, + { + .compatible =3D "qcom,x1p42100-iris", + .data =3D &x1p42100_data, + }, { }, }; MODULE_DEVICE_TABLE(of, iris_dt_match); --=20 2.43.0