From nobody Mon Apr 6 12:15:00 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 35F7C3D3486 for ; Thu, 19 Mar 2026 13:13:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773925990; cv=none; b=n+3T3owkh+/Mft3lPSLje0JXI++oX90Q1HNXYtE3TNpl/+ALNWt50gVCfKVWQG4nS+pZO4YYkGFS4C/GtZtaiSn9J6DgAYNPP9RWgeChkfVmtiTYMh15OlB8DBy9ol+wqF4diYZZvJ884D1b24u8Pnj++L0Dkceje0qSgPhmsCE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773925990; c=relaxed/simple; bh=l8I+HYNZmeocp/EG5VW1lpnnGyMXf5q5p6pBqnP8+q4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WH4dSR5veuRYKx1YRa7CLGj8wo0oBladt4nr2zEQCVSuxiX9aW+35fN3UEefBTyHS+7kkUKk6TDBxh0jkDF0oJruw+9Aieoc2rzdLQcaQxai/nN3AtWKJ/DWa5gZpCuM0o06PLS5yUyVts5ZHcD4/D/9vW0abTPF0OHFSKNMb5E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=f5h5gSyx; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=AKV3PCOn; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="f5h5gSyx"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="AKV3PCOn" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62J74AOd1027820 for ; Thu, 19 Mar 2026 13:13:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= VeanyCMGjKLtH6S0laPIJjiqzwcazA6nYx+WuUDg1BQ=; b=f5h5gSyx+gG+/LCH xduNw6wefbURq8xF4TsCFcNGYIWaP9GxyxtTNZApm7ZkiMQtbMWshS8ImLLnOMAA 6TJWs03VRXGEsVe0rGQVftjPgHeN4zHidHCjp3a1K7VJSi6VHXcDvWtDb5smMe6A rw1NHZn1qAw5K1+xnEFtd7yvRVElsvpOUDdqRDCjx/ACKeQTKN0w4JKJOpAIoqol sUaiHufwLPQG/CKC4rsw+GC6QatkV/UefIBVHdf0MeDoGnBB1xFhOtstR+LuUubk CP8ouc4g8vlKCK8PMnFeSJ85zCBY3KeQvXwRA7iEkWFtAk8bEhkxybfjdz4kAnJN vtJdLA== Received: from mail-ua1-f71.google.com (mail-ua1-f71.google.com [209.85.222.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d0032kcr0-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 19 Mar 2026 13:13:06 +0000 (GMT) Received: by mail-ua1-f71.google.com with SMTP id a1e0cc1a2514c-94ea5c0985fso1323886241.0 for ; Thu, 19 Mar 2026 06:13:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773925986; x=1774530786; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=VeanyCMGjKLtH6S0laPIJjiqzwcazA6nYx+WuUDg1BQ=; b=AKV3PCOnP/YeGrH0XplsXJEy1dcsqWrHl1Q/YuW88NKRZrI/obYYgqOq55naamWSe2 JlLGaoaYlAZ2350aZhjFShTvjblkJi9yveQ1H31eVI2pDIKhTpllZkdZfVSLFNTMxvwe wFFLUGX0NOrxTrGKtxeKqQ8+B9ouUyzypf8FbGZ5LeuZnUEc0jxox7/O2g0gKaNpolJs 2zNbgIc7z5WId4VKACZ+eWbTODtTgihAzkqpzVhdh/FdmeXpP+/5CraWQICwHGigxbwK zl+N1bExgj9NLPjRHI3CdQNBhEq6ADlzAk1QioHg2fvZ4WywpotskOAmjYSbVPwqPf/W GvUA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773925986; x=1774530786; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=VeanyCMGjKLtH6S0laPIJjiqzwcazA6nYx+WuUDg1BQ=; b=HpXmHm4RCuxKmvP1FsNAL9phXHYnM6/J1uh6EMkcCewYEuZkByvU9ZSMkGy2IzKLEs /pj8jQ9uFWuRjCEQ0VA+XQ5atqNrIXyt3Zjcwqisd4DYdnWe5fjx0twTpmy2gYIrPdr4 mVlJxFcBqzfY89nkCzRMmEaGBlO1sbUXcutPZlW9Dm65cb8JZsoTVeeFcr+R2eXKB2U1 ADkTB/gVUG7qCz8jtldZZu0CLq5c3cAQY6bt8r4t5SblViUgOB0rEApUDKHeyo1+JpAj s9jF/8fUfjD8RtL35iawiQ8o/23xgQ3DUmF7yXQyIEOqVsvodxPwU2cYflsyFoEEvRae UdEg== X-Forwarded-Encrypted: i=1; AJvYcCW7IIsjqrMZQetO3MiVToH1Pr6u0OZ32C37aBJy61Vi3xAy/tYZBp36EGqP87uUtZJC9EsBo3kKc8D1phs=@vger.kernel.org X-Gm-Message-State: AOJu0YyLRJiVwH3LtWsnWn+gI4qfAv9HT55QA6TEAn/x+n0M0pIu5FFj /NZz4DPhCw27Gjsq67iDXMic1IOoDhoYGbDNtiR1C5TZN2Pn9hNfQHCDmps93kZZRlvBtMZ7pKv mJVEBgrmzmZTiUFpX9cBz+5qNeSc/rc4O49vDpHzaKMaE56WJ/4T5EwJ2RN3gjW1d6GKMg+03L8 U= X-Gm-Gg: ATEYQzzbmz3jtzmgSzeKx/xJbiYmLvXRUfGoQN/Y47WYsnZRst/wuwdlahIHh9GUhX/ WxP9GFp8yLQ6Qhrd6ljR6dQY6juVNWja4z0k16NT+wDFUCndGqIMCqODhUqs8mgqvHZsinyWjxv d40EcxpXZEI29cBwcY677M0haxp9Irt4Mm2uDsCQDRE+yBqQ+tmIfc4R31VmEnSTR3yllBSNJ1b hk3U+ziWd1uQZk1+QXkyv1uPjNjgclCpQOZ1A4j9xQ5Fh9QGStZOlduwhPv9KxI8BtrJZ3G6KYC v4dVItdsNzlCPZCCb5z9pyvu1lz9HH2AiNz2ETjE6ln5gJIX2HPVMlSV3CQ2vQSui4McDhiAP2w CGUUW5kUZASgBRloBL1zWaJUY6do= X-Received: by 2002:a05:6102:290c:b0:5ff:a16b:93e1 with SMTP id ada2fe7eead31-6027d112d31mr3241262137.9.1773925985459; Thu, 19 Mar 2026 06:13:05 -0700 (PDT) X-Received: by 2002:a05:6102:290c:b0:5ff:a16b:93e1 with SMTP id ada2fe7eead31-6027d112d31mr3241235137.9.1773925984828; Thu, 19 Mar 2026 06:13:04 -0700 (PDT) Received: from hackbox.lan ([82.79.95.133]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b518985f6sm17389469f8f.25.2026.03.19.06.13.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Mar 2026 06:13:03 -0700 (PDT) From: Abel Vesa Date: Thu, 19 Mar 2026 15:12:45 +0200 Subject: [PATCH v5 1/2] arm64: dts: qcom: glymur: Describe display-related nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260319-dts-qcom-glymur-crd-add-edp-v5-1-5fc47061660c@oss.qualcomm.com> References: <20260319-dts-qcom-glymur-crd-add-edp-v5-0-5fc47061660c@oss.qualcomm.com> In-Reply-To: <20260319-dts-qcom-glymur-crd-add-edp-v5-0-5fc47061660c@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Pankaj Patil , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Konrad Dybcio , Abel Vesa X-Mailer: b4 0.15-dev-7ae85 X-Developer-Signature: v=1; a=openpgp-sha256; l=14242; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=al7iycL0ZpnGsXZYahkn1ngM5kjgBB2Joz3H5zN90tA=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBpu/Za8vjYxTWJCmIdR2jsMuoSG5MsWqPUIw8v6 fPX03oFzzGJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCabv2WgAKCRAbX0TJAJUV VvKvEADJxRgRiFloscKAqQKpCyk/uzHZ5J+Yv+a/zr8y7P6jIrQ8xfIoW0+658PLO5SeJCa/U2W MdVfgpg//kidrtSMeP6y5IqaVc8Hbp8c3KU4ru9Kv0Y36RfTUy6sYW0Kmzv/0xMjJ0wLPFjzyZP OtLXetPB7TYcIN6G/n11s2ewaFk8wjL8mUjcekg1WwygjQC4GlV2q3KjubE+fk4cUoRt5dM4S2v FvrEVR25y1kYBRONFVNXBx/hF6CdDhkCSEzLak+AGZiRQ3WujaNj9KeTbu0md4QN2WwXcn4dnRR J47Ca6375m4KGJknkAeOPT8n3zbj+d0yZo/+aBkximBfacVhsPHn6Pl+JbgzRNLP1xzi+H8ftRx PGlTLRQ5veawKy5z3bYWUx56ebS7BlR6yHNorosJ3oknsiaWBCMo8IEYNud9108gutOAah99Jtz CVoJti0S3qn7CLTQEz1VOAR90oA0ycEfVmINtR+UqrXEWe54Ss3hJ1yYb/kIRzdTCS/zJXc8ODb KrBAw4+NSilL6sJPZ0vnfI6+XOWmO3aPGIGaWjq1ZCUcID82L7D/ckoIY3dafcTPm17mcr3+ORi 1no1jvQt7wdtGX913bwZs2wi7dvWIjkDk9OsNPwZnYPOh4uwHnOaGY8c1DEUNidLktqDYJ3vhJh wWJl9MQO6YvMSZg== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-ORIG-GUID: MbMZmMlKQgea-CVCbduZjnGinW_JWv1L X-Proofpoint-GUID: MbMZmMlKQgea-CVCbduZjnGinW_JWv1L X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzE5MDEwMiBTYWx0ZWRfXyIkKIn4muRnG HLWV0ZaSjhExmW5mhDVhdcGzfhBSURyb4L96k0/6YD5R00kQolSGcW4lVIwEu6QXZcfo+2gdKvC v0Bz7FCagyQZqU9R0jYlC2VDWafgqgRsKBtntZJksIi33XucgQkoICu8lfY605rZJSIrTR7m/n4 obWMk7q9LbfLDD6EyP91jMb7putsZUvaBWrz6UZ9f6leUPq3LiP+gRIMLpSl4iVgWSIfeNYniQb UEuhv8ajDqx1lKx90FML13mhWOkp8Df/2aGBrbzbvgWR2fl6ElOCE6j1FNXM+x/f9pbk25Sgg/1 swRUnrOjqjWMx+UxKf8FFsOsbvcCJUd+/MrqCg+24E7pvovJ7AcEggQLJ1uwlsW3wWSmDldWGfV TJ2C6X01Q3zvJ41BJD7B+319P1oZMSSaLfF2C1dyf/d3eOzSF36PQXY1NtBy1MLdR3m+R4TeR4T rbSP5qE5MS4VU0C6A2g== X-Authority-Analysis: v=2.4 cv=WO9yn3sR c=1 sm=1 tr=0 ts=69bbf662 cx=c_pps a=KB4UBwrhAZV1kjiGHFQexw==:117 a=iKs3dpp2RB4k51ZqCjcyjQ==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=Nt3j2eaCHLMPKZ4rhccA:9 a=Y4kR1PUZdprbdErl:21 a=QEXdDO2ut3YA:10 a=o1xkdb1NAhiiM49bd1HK:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-19_01,2026-03-19_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 suspectscore=0 lowpriorityscore=0 impostorscore=0 adultscore=0 clxscore=1015 spamscore=0 malwarescore=0 phishscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603190102 From: Abel Vesa The MDSS (Mobile Display SubSystem) on Glymur provides four DisplayPort controllers. Describe them together with the display controller and eDP PHY. Also add the combo PHY link and vco_div clocks to the display clock controller, and connect the PHYs and DP endpoints in the graph. Signed-off-by: Abel Vesa Reviewed-by: Konrad Dybcio Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/glymur.dtsi | 466 +++++++++++++++++++++++++++++++= +++- 1 file changed, 458 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qco= m/glymur.dtsi index 2aa9af8c96ce..20cc512585f0 100644 --- a/arch/arm64/boot/dts/qcom/glymur.dtsi +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi @@ -2367,6 +2367,28 @@ usb_mp_qmpphy1: phy@fa5000 { status =3D "disabled"; }; =20 + mdss_dp3_phy: phy@faac00 { + compatible =3D "qcom,glymur-dp-phy"; + reg =3D <0x0 0x00faac00 0x0 0x1d0>, + <0x0 0x00faa400 0x0 0x128>, + <0x0 0x00faa800 0x0 0x128>, + <0x0 0x00faa000 0x0 0x358>; + + clocks =3D <&dispcc DISP_CC_MDSS_DPTX3_AUX_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&tcsr TCSR_EDP_CLKREF_EN>; + clock-names =3D "aux", + "cfg_ahb", + "ref"; + + power-domains =3D <&rpmhpd RPMHPD_MX>; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + usb_0_hsphy: phy@fd3000 { compatible =3D "qcom,glymur-m31-eusb2-phy", "qcom,sm8750-m31-eusb2-phy"; @@ -2434,6 +2456,7 @@ port@2 { reg =3D <2>; =20 usb_dp_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp0_out>; }; }; }; @@ -2507,6 +2530,7 @@ port@2 { reg =3D <2>; =20 usb_1_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp1_out>; }; }; }; @@ -3683,6 +3707,7 @@ port@2 { reg =3D <2>; =20 usb_2_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp2_out>; }; }; }; @@ -4047,20 +4072,445 @@ usb_mp: usb@a400000 { status =3D "disabled"; }; =20 + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,glymur-mdss"; + reg =3D <0x0 0x0ae00000 0x0 0x1000>; + reg-names =3D "mdss"; + + interrupts =3D ; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&hsc_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&dispcc DISP_CC_MDSS_CORE_GDSC>; + + iommus =3D <&apps_smmu 0x1de0 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,glymur-dpu"; + reg =3D <0x0 0x0ae01000 0x0 0x93000>, + <0x0 0x0aeb0000 0x0 0x3000>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + operating-points-v2 =3D <&mdp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + + port@4 { + reg =3D <4>; + + mdss_intf4_out: endpoint { + remote-endpoint =3D <&mdss_dp1_in>; + }; + }; + + port@5 { + reg =3D <5>; + + mdss_intf5_out: endpoint { + remote-endpoint =3D <&mdss_dp3_in>; + }; + }; + + port@6 { + reg =3D <6>; + + mdss_intf6_out: endpoint { + remote-endpoint =3D <&mdss_dp2_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-156000000 { + opp-hz =3D /bits/ 64 <156000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-205000000 { + opp-hz =3D /bits/ 64 <205000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-337000000 { + opp-hz =3D /bits/ 64 <337000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz =3D /bits/ 64 <417000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz =3D /bits/ 64 <532000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-600000000 { + opp-hz =3D /bits/ 64 <600000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + + opp-660000000 { + opp-hz =3D /bits/ 64 <660000000>; + required-opps =3D <&rpmhpd_opp_turbo>; + }; + + opp-717000000 { + opp-hz =3D /bits/ 64 <717000000>; + required-opps =3D <&rpmhpd_opp_turbo_l1>; + }; + }; + }; + + mdss_dp0: displayport-controller@af54000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0xaf54000 0x0 0x200>, + <0x0 0xaf54200 0x0 0x200>, + <0x0 0xaf55000 0x0 0xc00>, + <0x0 0xaf56000 0x0 0x400>, + <0x0 0xaf57000 0x0 0x400>, + <0x0 0xaf58000 0x0 0x400>, + <0x0 0xaf59000 0x0 0x400>, + <0x0 0xaf5a000 0x0 0x600>, + <0x0 0xaf5b000 0x0 0x600>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_0_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_0_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + remote-endpoint =3D <&usb_dp_qmpphy_dp_in>; + }; + }; + }; + + mdss_dp0_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-675000000 { + opp-hz =3D /bits/ 64 <675000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + + mdss_dp1: displayport-controller@af5c000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0xaf5c000 0x0 0x200>, + <0x0 0xaf5c200 0x0 0x200>, + <0x0 0xaf5d000 0x0 0xc00>, + <0x0 0xaf5e000 0x0 0x400>, + <0x0 0xaf5f000 0x0 0x400>, + <0x0 0xaf60000 0x0 0x400>, + <0x0 0xaf61000 0x0 0x400>, + <0x0 0xaf62000 0x0 0x600>, + <0x0 0xaf63000 0x0 0x600>; + + interrupts-extended =3D <&mdss 13>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp1_in: endpoint { + remote-endpoint =3D <&mdss_intf4_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp1_out: endpoint { + remote-endpoint =3D <&usb_1_qmpphy_dp_in>; + }; + }; + }; + }; + + mdss_dp2: displayport-controller@af64000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0x0af64000 0x0 0x200>, + <0x0 0x0af64200 0x0 0x200>, + <0x0 0x0af65000 0x0 0xc00>, + <0x0 0x0af66000 0x0 0x400>, + <0x0 0x0af67000 0x0 0x400>, + <0x0 0x0af68000 0x0 0x400>, + <0x0 0x0af69000 0x0 0x400>, + <0x0 0x0af6a000 0x0 0x600>, + <0x0 0x0af6b000 0x0 0x600>; + + interrupts-extended =3D <&mdss 14>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_2_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_2_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + mdss_dp2_in: endpoint { + remote-endpoint =3D <&mdss_intf6_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp2_out: endpoint { + remote-endpoint =3D <&usb_2_qmpphy_dp_in>; + }; + }; + }; + }; + + mdss_dp3: displayport-controller@af6c000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0x0af6c000 0x0 0x200>, + <0x0 0x0af6c200 0x0 0x200>, + <0x0 0x0af6d000 0x0 0xc00>, + <0x0 0x0af6e000 0x0 0x400>, + <0x0 0x0af6f000 0x0 0x400>, + <0x0 0x0af70000 0x0 0x400>, + <0x0 0x0af71000 0x0 0x400>, + <0x0 0x0af72000 0x0 0x600>, + <0x0 0x0af73000 0x0 0x600>; + + interrupts-extended =3D <&mdss 15>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_PIXEL0_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX3_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC>; + assigned-clock-parents =3D <&mdss_dp3_phy 0>, + <&mdss_dp3_phy 1>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dp3_phy>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp3_in: endpoint { + remote-endpoint =3D <&mdss_intf5_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp3_out: endpoint { + }; + }; + }; + }; + }; =20 dispcc: clock-controller@af00000 { compatible =3D "qcom,glymur-dispcc"; reg =3D <0x0 0x0af00000 0x0 0x20000>; clocks =3D <&rpmhcc RPMH_CXO_CLK>, <&sleep_clk>, - <0>, /* dp0 */ - <0>, - <0>, /* dp1 */ - <0>, - <0>, /* dp2 */ - <0>, - <0>, /* dp3 */ - <0>, + <&usb_0_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp0 */ + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp1 */ + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_2_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp2 */ + <&usb_2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&mdss_dp3_phy 0>, /* dp3 */ + <&mdss_dp3_phy 1>, <0>, /* dsi0 */ <0>, <0>, /* dsi1 */ --=20 2.48.1