From nobody Mon Apr 6 20:14:46 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6F7A8386573 for ; Wed, 18 Mar 2026 08:40:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773823227; cv=none; b=n+kmlFR9Y2o50XLobuHQwdaz1hIBRMYosGpMYnzw6T36OOsOScesekI+UwWEWjvtCw1chUQJG0k1D1nsXCec4QPWa8UZJM1BqQFzdTcgqZBSdwL7oVoLMcdVkheAXmQwm3eThxZoGVsA7YKrBuOxkBecSumyowql/O/PW2xHdzw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773823227; c=relaxed/simple; bh=63b1q6DFnNBfUK8tBPC1sduaKTHJcO58e08owdOjdjA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Eb+2mu6iStYOHnRxpXCbM/k4gqItB6bBODnT3BhuFeXkDGhLGseRVndX/pTYu6Tne6QUT9ge4c7vv89+0nBlcnQUvh3MzyQIv8prnblg6NAZusT8asDfABnExY9NdAPpC8z7jlgjvMKuHiAoA1/ZuFZP+zzobkwnplD1lh/1bYg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=NIytY478; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Agk/XF/i; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="NIytY478"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Agk/XF/i" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62I3Io9a402719 for ; Wed, 18 Mar 2026 08:40:24 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= zXR1cbEDzRYF/CJFSmdAw4FqsX2Mg+zIMl3t7FS0EXc=; b=NIytY478vWXiTXTl flld8w/oofPxcc7pjH1exZ8bqGPEtfN/EJhilvfbzAUU5tTruLWv1UjTRLM/27/q XwKGDNZHkyERwl1biIeiK59DsZGXUTg500ALbGPlFKznrl5kL7YRe93eeSUxV84O MUpEHRSIiwLJLG4Q+RSUUF1SZ2N9frBqWsFDx+zLS22HL/hDPXC0wQ0J4nf9j9Cy LsbdNCOfSegVdI4NYJb539euky28KPLU/y+dSbHO+Yyx8bK3qKOF2syKrgv8lrMQ 8aBEUDXrgoebTGbrvIgek8S4h8JkVRcar6JaF3hxzEzQST1YW7ix0RnQmMnWV5RK 7CSzfg== Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cyc4dtux6-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 18 Mar 2026 08:40:24 +0000 (GMT) Received: by mail-pf1-f200.google.com with SMTP id d2e1a72fcca58-829a9d3073bso3050724b3a.2 for ; Wed, 18 Mar 2026 01:40:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773823223; x=1774428023; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=zXR1cbEDzRYF/CJFSmdAw4FqsX2Mg+zIMl3t7FS0EXc=; b=Agk/XF/iPjLo1K0Z/d33ufq54rGxM7gD403Mame2kYFJ9tn9Jr5+hj4C8UOI3Z/g/j MzBkPboW8tiCwddpGzTryWbjXVtw4yMGacacn+/6padxj5psP+aKqnKpTLAWmesInNpi 4EjIQbICvH4xFU0k9+ZZKTckRc4oDSjV0T3v5vlZ56OgY+0IDg4QyGk4mo1R2OnIoSAl uVnR0lA67RhT2pSun6xOrVYwDgdPf0gcpnKjM4AM7Ey1crw94pnZnIt2qL6YNB11LwMr mbrufYFreDDyXIaobVw6ynu0TxlMPUmXahTtdApeTIYj3Ra1Fg+j6hhynS1gys4ZQD5+ p6NA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773823223; x=1774428023; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=zXR1cbEDzRYF/CJFSmdAw4FqsX2Mg+zIMl3t7FS0EXc=; b=NZ3aAHQ4GlFmfXE+TO5YKcQloZrB6A6MSND5Pqf4JWKOfQ3u3o0p+TGrQ1lAWuyALr AG2a/XnKBKcWczhtEsfdAUWHqZqD7nC2PCVC+fmDjwKzzNe3vAhcU3hVCoMSJre4s4/4 xI0J/ZSSqmIhRcitvfynjaMWejABGoFWdh0sWX9+Cy3G7n8vRJWy2mqW8EFXvXS7WpWv CHFPREEk1f+krLdmbb/Ezw0kgH2DZSVangVuizM7y7J1wxd62WcTSUf5oXDzhBRBrcCS BIBVNRMuni1PMJWFn5IV/J1m9OfGMU2xbm0qWziMm9ZulS6RuclfDR9V+gqBaXBIpp// +Ung== X-Forwarded-Encrypted: i=1; AJvYcCWkV3scW4gkcYXBxFFm8GGX9jorEJkGMYWXK6UYwY7dxROpeNf5z4q4gisfhK5cgMwugsCnOHq/9xEWm/o=@vger.kernel.org X-Gm-Message-State: AOJu0Yw7LemsraPlblJnRytVPihOyiBYq6BjGp3bL36zVFfs+1OYSFcw lWeJBTgdlO/VKF7MMeagWiiHk0OiBmb7gMunuDZgsMpTVjiBowi/dHY2wBQtPW/p5VKl3fr84P9 /y5yzt8aOS4YPbVjtkwG3qt/16UyXAm2NIwOYrOBVgyMvdEJmZZyBNOd178Y/hSa+/+I= X-Gm-Gg: ATEYQzz3c0bc5atHum+3mOqqf99Cc3RFVyU34v0Zgxcf9Xa1qjd8FmuH59jhMJ9fI6x 6iY9hPf1iXTUZtvB0uiZo6oji4Q6DGzoKrSf1Y+8Ti3Em4rFOLA4rPYM4XfSZogSg2DTh7SS0MF ZLolQY6tQNkzGKiWRuuiD49qG9FBxffyc4unohoGqqihwAnKuB/bLqy+ABtAa07SJ9j9E5l43nJ wFgPGLiHeJqS9fEKd9nio2ja4A65izvD7CNklCHEqWDKu7VcSCRr/MHftFfWKSJ6s84d7f+ZXpt pOrvQ9C8dBX4J+n+RaIhdak6/vNoAumMrB/WE0OAjgiUYqUWB2mHwgUoLg5YWZN2lDfkuuzB3iQ /VGEiSANWiNyjcepTvGltNCxKvo2MV05bLxjQHUUSQ82vGfYn7uXVOLnm3EwotQ3KbBEmOfXalY 94S1pnkYSanPtmFLEjoCO5asOFYkUKkSQciPB9abGk95hlGHoBxxNPIdpy X-Received: by 2002:a05:6a00:1708:b0:829:81ef:df10 with SMTP id d2e1a72fcca58-82a6ac399a1mr2216937b3a.13.1773823223313; Wed, 18 Mar 2026 01:40:23 -0700 (PDT) X-Received: by 2002:a05:6a00:1708:b0:829:81ef:df10 with SMTP id d2e1a72fcca58-82a6ac399a1mr2216902b3a.13.1773823222688; Wed, 18 Mar 2026 01:40:22 -0700 (PDT) Received: from hu-kathirav-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82a6bbb2802sm1863498b3a.31.2026.03.18.01.40.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 18 Mar 2026 01:40:22 -0700 (PDT) From: Kathiravan Thirumoorthy Date: Wed, 18 Mar 2026 14:09:47 +0530 Subject: [PATCH v2 5/6] arm64: dts: qcom: add IPQ5210 SoC and rdp504 board support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260318-ipq5210_boot_to_shell-v2-5-a87e27c37070@oss.qualcomm.com> References: <20260318-ipq5210_boot_to_shell-v2-0-a87e27c37070@oss.qualcomm.com> In-Reply-To: <20260318-ipq5210_boot_to_shell-v2-0-a87e27c37070@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Konrad Dybcio , Robert Marko , Guru Das Srinagesh , Linus Walleij Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Kathiravan Thirumoorthy X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1773823188; l=10437; i=kathiravan.thirumoorthy@oss.qualcomm.com; s=20230906; h=from:subject:message-id; bh=63b1q6DFnNBfUK8tBPC1sduaKTHJcO58e08owdOjdjA=; b=Kh6smhLLb7ySC8q09E0QuTyfo8hsu2J7ii1cOFBVqcT5lx1BIst2r52gkUBu8xUE5BKj5WGIu VgsA+R9twuJAlhDC/MSo+1pRHvwvVNE3qyj7l+LUaqmJ5I4bzHy+/kw X-Developer-Key: i=kathiravan.thirumoorthy@oss.qualcomm.com; a=ed25519; pk=xWsR7pL6ch+vdZ9MoFGEaP61JUaRf0XaZYWztbQsIiM= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzE4MDA3MyBTYWx0ZWRfXy0iRXSoNVkFY 8H/qhdSBN9oX8X/gXpysFv90kCZAyFxO2im7XZAmp81IMuwEaKkgocN4YJvYCPtcmBU9zy8n/ui t09cnleTObU17fDaABED2xMGDZLapznAVlDSHdL8J/SPFe9krYPAoVDzwK48jRWBFDICvlROXjE XtnmwKDBQlB6727NvkAKG6MRQ9kHwzuaf7b7R36IJpva58QwyUzhvrvTmhvfVhWYPrYs9MeVj5N Eb+d5beAxbkwJ23jeudXeNaPFUZs1jIR3Ap8ulS90QFWf3SO/FTdA/gsdYYks0AmbRWlpk99ROu ikNUoIPJAMZoYNi3xMLdKeFSVlqJvfrXkG5SekRBRYmiiDRm6wrzSJSE3b9WOdiHHWGDMB9WfIJ QG7hwC8/zdI8fBwgoGAUcf1IgGU/FaUrPXiWLkMnvKgE1nQp/H6WDfmOcRkyxccfRGbAPbK+qsu Q6yla8aw8//axPwX0cw== X-Proofpoint-GUID: AmoeN7lJCgN8rFgJGqEt0VkSk-sqX1tk X-Authority-Analysis: v=2.4 cv=DfQaa/tW c=1 sm=1 tr=0 ts=69ba64f8 cx=c_pps a=mDZGXZTwRPZaeRUbqKGCBw==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=fBkTXTPqfNaV2XDYC8MA:9 a=QEXdDO2ut3YA:10 a=zc0IvFSfCIW2DFIPzwfm:22 X-Proofpoint-ORIG-GUID: AmoeN7lJCgN8rFgJGqEt0VkSk-sqX1tk X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-17_05,2026-03-17_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 suspectscore=0 impostorscore=0 lowpriorityscore=0 adultscore=0 priorityscore=1501 clxscore=1015 spamscore=0 bulkscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603180073 Add initial device tree support for the Qualcomm IPQ5210 SoC and rdp504 board. Signed-off-by: Kathiravan Thirumoorthy --- arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts | 86 ++++++++ arch/arm64/boot/dts/qcom/ipq5210.dtsi | 311 ++++++++++++++++++++++++= ++++ 3 files changed, 398 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 02921a495b2cbabcbacc74fbbb99eafe1f6478ac..e7748af640cccffa5c83ec82c37= aa441444c2b13 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -22,6 +22,7 @@ hamoa-iot-evk-el2-dtbs :=3D hamoa-iot-evk.dtb x1-el2.dtbo dtb-$(CONFIG_ARCH_QCOM) +=3D hamoa-iot-evk-el2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq5018-rdp432-c2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq5018-tplink-archer-ax55-v1.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D ipq5210-rdp504.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq5332-rdp441.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq5332-rdp442.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D ipq5332-rdp468.dtb diff --git a/arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts b/arch/arm64/boot/= dts/qcom/ipq5210-rdp504.dts new file mode 100644 index 0000000000000000000000000000000000000000..d4d4ef7948a5a710752da0169ce= 4462592920320 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts @@ -0,0 +1,86 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "ipq5210.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. IPQ5210 RDP504"; + compatible =3D "qcom,ipq5210-rdp504", "qcom,ipq5210"; + + aliases { + serial0 =3D &uart1; + }; + + chosen { + stdout-path =3D "serial0"; + }; +}; + +&sdhc { + max-frequency =3D <192000000>; + bus-width =3D <4>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + pinctrl-0 =3D <&sdhc_default_state>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&sleep_clk { + clock-frequency =3D <32000>; +}; + +&tlmm { + qup_uart1_default_state: qup-uart1-default-state { + tx-pins { + pins =3D "gpio39"; + function =3D "qup_se1_l2"; + drive-strength =3D <6>; + bias-pull-down; + }; + + rx-pins { + pins =3D "gpio38"; + function =3D "qup_se1_l3"; + drive-strength =3D <6>; + bias-pull-down; + }; + }; + + sdhc_default_state: sdhc-default-state { + clk-pins { + pins =3D "gpio5"; + function =3D "sdc_clk"; + drive-strength =3D <8>; + bias-disable; + }; + + cmd-pins { + pins =3D "gpio4"; + function =3D "sdc_cmd"; + drive-strength =3D <8>; + bias-pull-up; + }; + + data-pins { + pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; + function =3D "sdc_data"; + drive-strength =3D <8>; + bias-pull-up; + }; + }; +}; + +&uart1 { + pinctrl-0 =3D <&qup_uart1_default_state>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&xo_board { + clock-frequency =3D <24000000>; +}; diff --git a/arch/arm64/boot/dts/qcom/ipq5210.dtsi b/arch/arm64/boot/dts/qc= om/ipq5210.dtsi new file mode 100644 index 0000000000000000000000000000000000000000..b04bc84ac4521a918f75180d946= 7c8599bdc3d05 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/ipq5210.dtsi @@ -0,0 +1,311 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include + +/ { + #address-cells =3D <2>; + #size-cells =3D <2>; + interrupt-parent =3D <&intc>; + + clocks { + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + }; + + xo_board: xo-board-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + }; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a53"; + reg =3D <0x0>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_0>; + }; + + cpu@1 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a53"; + reg =3D <0x1>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_0>; + }; + + cpu@2 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a53"; + reg =3D <0x2>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_0>; + }; + + cpu@3 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a53"; + reg =3D <0x3>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_0>; + }; + + l2_0: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + }; + }; + + firmware { + optee { + compatible =3D "linaro,optee-tz"; + method =3D "smc"; + }; + + scm { + compatible =3D "qcom,scm-ipq5210", "qcom,scm"; + }; + }; + + memory@80000000 { + device_type =3D "memory"; + /* We expect the bootloader to fill in the size */ + reg =3D <0x0 0x80000000 0x0 0x0>; + }; + + pmu { + compatible =3D "arm,cortex-a53-pmu"; + interrupts =3D ; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + bootloader@87800000 { + reg =3D <0x0 0x87800000 0x0 0x400000>; + no-map; + }; + + smem@87c00000 { + compatible =3D "qcom,smem"; + reg =3D <0x0 0x87c00000 0x0 0x40000>; + no-map; + + hwlocks =3D <&tcsr_mutex 3>; + }; + + tfa@87d00000 { + reg =3D <0x0 0x87d00000 0x0 0x80000>; + no-map; + }; + + optee@87d80000 { + reg =3D <0x0 0x87d80000 0x0 0x280000>; + no-map; + }; + }; + + soc@0 { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + dma-ranges =3D <0 0 0 0 0x10 0>; + ranges =3D <0 0 0 0 0x10 0>; + + tlmm: pinctrl@1000000 { + compatible =3D "qcom,ipq5210-tlmm"; + reg =3D <0x0 0x01000000 0x0 0x300000>; + interrupts =3D ; + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&tlmm 0 0 54>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + gcc: clock-controller@1800000 { + compatible =3D "qcom,ipq5210-gcc"; + reg =3D <0x0 0x01800000 0x0 0x40000>; + clocks =3D <&xo_board>, + <&sleep_clk>, + <0>, + <0>, + <0>, + <0>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + }; + + tcsr_mutex: hwlock@1905000 { + compatible =3D "qcom,tcsr-mutex"; + reg =3D <0x0 0x01905000 0x0 0x20000>; + #hwlock-cells =3D <1>; + }; + + qupv3: geniqup@1ac0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x01ac0000 0x0 0x2000>; + clocks =3D <&gcc GCC_QUPV3_AHB_MST_CLK>, + <&gcc GCC_QUPV3_AHB_SLV_CLK>; + clock-names =3D "m-ahb", "s-ahb"; + ranges; + #address-cells =3D <2>; + #size-cells =3D <2>; + + uart1: serial@1a84000 { + compatible =3D "qcom,geni-debug-uart"; + reg =3D <0x0 0x01a84000 0x0 0x4000>; + clocks =3D <&gcc GCC_QUPV3_WRAP_SE1_CLK>; + clock-names =3D "se"; + interrupts =3D ; + + status =3D "disabled"; + }; + }; + + sdhc: mmc@7804000 { + compatible =3D "qcom,ipq5210-sdhci", "qcom,sdhci-msm-v5"; + reg =3D <0x0 0x07804000 0x0 0x1000>, + <0x0 0x07805000 0x0 0x1000>; + reg-names =3D "hc", + "cqhci"; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", + "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC1_AHB_CLK>, + <&gcc GCC_SDCC1_APPS_CLK>, + <&xo_board>; + clock-names =3D "iface", + "core", + "xo"; + non-removable; + + status =3D "disabled"; + }; + + intc: interrupt-controller@b000000 { + compatible =3D "qcom,msm-qgic2"; + interrupt-controller; + #interrupt-cells =3D <3>; + reg =3D <0x0 0xb000000 0x0 0x1000>, /* GICD */ + <0x0 0xb002000 0x0 0x1000>, /* GICC */ + <0x0 0xb001000 0x0 0x1000>, /* GICH */ + <0x0 0xb004000 0x0 0x1000>; /* GICV */ + interrupts =3D ; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges =3D <0 0 0 0x0b00c000 0 0x3000>; + + v2m0: v2m@0 { + compatible =3D "arm,gic-v2m-frame"; + reg =3D <0x0 0x0 0x0 0xffd>; + msi-controller; + }; + + v2m1: v2m@1000 { + compatible =3D "arm,gic-v2m-frame"; + reg =3D <0x0 0x00001000 0x0 0xffd>; + msi-controller; + }; + + v2m2: v2m@2000 { + compatible =3D "arm,gic-v2m-frame"; + reg =3D <0x0 0x00002000 0x0 0xffd>; + msi-controller; + }; + }; + + timer@b120000 { + compatible =3D "arm,armv7-timer-mem"; + reg =3D <0x0 0xb120000 0x0 0x1000>; + ranges =3D <0 0 0 0x10000000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + frame@b121000 { + frame-number =3D <0>; + interrupts =3D , + ; + reg =3D <0xb121000 0x1000>, + <0xb122000 0x1000>; + }; + + frame@b123000 { + frame-number =3D <1>; + interrupts =3D ; + reg =3D <0x0b123000 0x1000>; + + status =3D "disabled"; + }; + + frame@b124000 { + frame-number =3D <2>; + interrupts =3D ; + reg =3D <0x0b124000 0x1000>; + + status =3D "disabled"; + }; + + frame@b125000 { + frame-number =3D <3>; + interrupts =3D ; + reg =3D <0x0b125000 0x1000>; + + status =3D "disabled"; + }; + + frame@b126000 { + frame-number =3D <4>; + interrupts =3D ; + reg =3D <0x0b126000 0x1000>; + + status =3D "disabled"; + }; + + frame@b127000 { + frame-number =3D <5>; + interrupts =3D ; + reg =3D <0x0b127000 0x1000>; + + status =3D "disabled"; + }; + + frame@b128000 { + frame-number =3D <6>; + interrupts =3D ; + reg =3D <0x0b128000 0x1000>; + + status =3D "disabled"; + }; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + ; + }; +}; --=20 2.34.1