From nobody Mon Apr 6 20:00:42 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 673F4373BE4 for ; Wed, 18 Mar 2026 10:39:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773830380; cv=none; b=MaUZucUvlktjeuIarX25+CY6xQZ4Ro9OfEx7OPPnz8KwMHG0NwEUNDeif0AXSUi3ORwpWxIjRWB7S0NWkNpBPbDkPMk7QttQ+x4zrHw3UBM/CabQ9K8jetE6lHZmse7ViFWUpdF61XEX3TIbndIaT8djQb01GDMOF6ICqnpsvyM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773830380; c=relaxed/simple; bh=jCyonB+1fZunKZroLG/jUPB927eUidndoEqEUyDiepM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lM4X7SDAZbO6gDuJ5WQQrxI52Ss1jc9WMD31EH7gzJ1rTHCsH4Z5GjmWhv3l6y8Q4HOJD0tasRh8CnKIM7emKWpY7iK0ajqhxbUuv+2tYcW/v+B/jIPRYdyb4TpDLxxs22knnLze168ho1Hb+B31bHypjtlLKu28Dvdu2bUkA1s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VAqCBY8X; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=YiQ+iM4s; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VAqCBY8X"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="YiQ+iM4s" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62I6ZJkr2878136 for ; Wed, 18 Mar 2026 10:39:38 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= h+09mQG86GZTliBK4YoKWejUGxV8w6QTEnSqRydfNOo=; b=VAqCBY8Xcbh+Iaio wd0ycXy2AA0M8xb6wWDTrHspJEUs9vzXNT+ICpdUlqPpty9a/QEM6swnYcaHEv7W lpYAsDPtCirpjlXSdLWQZRnHfh8/hUbVm6d/CStUH5x3o7kEHHsUK4gjUcUie1Pf RA9bjE4HBYC6KxHeq2oAZRQivBZ/Z9PmbL6POQFR4zuduANzwCzjZWQCLpZT+9jM 1uYeDnAD48ydKgGCWNmIX4472HGhxCXmM0XjvpAFrIEcTQSXegsEFBlTAFhOkP7N 4Szh510eo1N2vTEjNjU3Q3A20Syvj65PU/DvpRcvWAJww8fuYaSoiyw5YwrkvI/z eKJvJQ== Received: from mail-qt1-f200.google.com (mail-qt1-f200.google.com [209.85.160.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cypwr12qe-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 18 Mar 2026 10:39:38 +0000 (GMT) Received: by mail-qt1-f200.google.com with SMTP id d75a77b69052e-509181cc6ebso17748031cf.2 for ; Wed, 18 Mar 2026 03:39:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773830378; x=1774435178; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=h+09mQG86GZTliBK4YoKWejUGxV8w6QTEnSqRydfNOo=; b=YiQ+iM4sZtdyVoeyUdNaHW7F18/ykqbmHJEEfYOdE5sbFCLd7NZR53k9yo39+GU/hs 3LXg2LYz/QqIKeBlbkfxAeSv0GWBIYaUmrebD3xGK/Wk35tJr31aF1aAW9BmI6QY6Uzx tU5t63HIG/PdX1J15TKNU7wWJCmlEqA2nLC21H0n9nDWyqDuMgoDpxam0z4xaq7/k5+K Rw+1tkKsgLHOb2vtgvaszwJ4IftARoCLFfwPjGAnAF+LZjvbxqE/oN7f9CEF8vxQVx+L 0YogSxqYYSIwNLh4+eIDamVv3s+S3twQqw4eTD2NmKOnUjOrnx4a4478iH5s5zuFywKn mYYA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773830378; x=1774435178; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=h+09mQG86GZTliBK4YoKWejUGxV8w6QTEnSqRydfNOo=; b=MNv70qKjtj7IZ7XHMz/BX3jzGv3gKvgGcF5dg7wtsUqHt82alz7KZmiBmR4Y0HnWyP auBxcbZKP1p1MvjiDITexXkpurHnbVTYuxApYlghj88Q6sc+X7R13+0sTV4qnA2Guznn 1FoiSU7/6wAoblDFCweOeLPGIUJvbVmtiPVlegcvy7MFzrPiTmLPfq9ph4XrCOdzQmnY g1MtifXrGyaBu9rD/9l6VA/OlhrzQDdpt/69DnhmxnINJbwHLuIMXOxK99zPxmBpw+/T o2CxO4umsEedPMugYXgkAMojgWUorLSEbTGl05LvTHfkwPwSh8pTXQlZRw66CCp3Jtc4 Anhw== X-Forwarded-Encrypted: i=1; AJvYcCUYAyphrPHgSvSZ76eHGImPz6k3qEiQVrXXjmSspZMaRYRp+v/gXsl8Tq3BtvObN1es0R6iE52lCRMWHy0=@vger.kernel.org X-Gm-Message-State: AOJu0YwzteoEWsyiLPAofSbnmSfTjZJ22evYQkccrvnCRiTxFgAR8v2Y +qGvSvfg93dnCCKwtIT7edDhhbj3r/pP8CdA+y5Out6hx+t1uS0DZ1+rx/81jqCBXYbM2yuUeW/ ZOqaKZoHvkGEq6FcddWuKKE/XZAG2h1MJHMSlV7HTe4MiU+vc2SQSOftZsDK5dhv8l+0= X-Gm-Gg: ATEYQzyTkkBLTKmo5Ah08isSmkHmCyAiDHaaflTlW/aNBY6Q1QszXVragPmUA50/BZZ dk0/3cMrvWp99FJfPCD96P0gZpODXu6hh+K9NMA/GCGmqsenKpCyMWyfGyIYIEtmBA7s2fuouxW gXQZq2jCDEg1qzlMLBX+3etbnppAUNXWR6XfxpxEFNMgO26oR5TnBe1uXq5zfzSLBtkwDGAfPUP yNEG66vhaO3jlpZ6zGf/WdDE1CSDItd/Y8WUULydenhUK6WfSnBnzVKOIzqeW4qsHmuzPqt4qpV tc7veOZnQi5+H04058WgL0cUkRngstQhsB9kBTgzXbFoKbmHSbY/Avx42r0jQMY4i57AfiOP8Nm nXtmUmZmIQEp/WkLSMsg1acISX1KNpiro9G57RL+CRWq6 X-Received: by 2002:a05:622a:1313:b0:509:348f:bc1b with SMTP id d75a77b69052e-50b148b4a71mr30529311cf.64.1773830377583; Wed, 18 Mar 2026 03:39:37 -0700 (PDT) X-Received: by 2002:a05:622a:1313:b0:509:348f:bc1b with SMTP id d75a77b69052e-50b148b4a71mr30529041cf.64.1773830377070; Wed, 18 Mar 2026 03:39:37 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b51892161sm7300906f8f.21.2026.03.18.03.39.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 18 Mar 2026 03:39:36 -0700 (PDT) From: Krzysztof Kozlowski Date: Wed, 18 Mar 2026 11:39:09 +0100 Subject: [PATCH v2 1/3] dt-bindings: clock: qcom,eliza-dispcc: Add Eliza SoC display CC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260318-clk-qcom-dispcc-eliza-v2-1-8c05581168d1@oss.qualcomm.com> References: <20260318-clk-qcom-dispcc-eliza-v2-0-8c05581168d1@oss.qualcomm.com> In-Reply-To: <20260318-clk-qcom-dispcc-eliza-v2-0-8c05581168d1@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio Cc: Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=8886; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=jCyonB+1fZunKZroLG/jUPB927eUidndoEqEUyDiepM=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpuoDibn8nH40oGfvUgbwfLQSXGi0yfX4kn3GyC eNzP75zdlaJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCabqA4gAKCRDBN2bmhouD 1wSID/9mvAKFiZBkOHlIX8UT/7OvSyPYrRwbzeVFpCrQAnzMUsMMDR8C6TXUWkiz2V3hCaoIJT+ 5PdqwFxfT6gte2wesRZosODq0l0LAa56I1xBhwD160UHfH+4M714zqae2r0rmMy/6yWO0bsRtZt Dasattj9Y9ZvsAD1vrVNde4bEkFWc4PqBtFX6VzlNmAkQv35aFX3Q0l50hdjGb4yxcB/bnVkC/Q lJkJY+KlzeHIFD0VEN9BxWJyjoJpHxWMjEarG2U+RaidzzvCMvqRy+Hmha6RgTLtHUJ+G7pxilW kwPk9B+G36rTFMbZ7FxoP0zfIPNydSuabVTRNFrxg69aNkkdjAZGSHNL9piJ3UmRWlDefi/iSes G3wiivMoX9HjHMMB4ukqyt4JHVL42Pax/GLaNyrBNiUxm8XgGXmuNav6RCGvMmEVCAy4yyQ7CnW OC7tnXI9iu49irFwi4ottTEXsZTKbguFAj/r6V2jNX4EiaVXZTloOoZUcdpUAQej5S/Z48B0KDq hDPM83hfZoGhXfA87x1nPX1W5K49ptt8w6swo1REI7PexJ745shlK60Do61LfAI28RUpWoq8HSu m4VAgPLWH31OfGninbh72Zo4rSxQ0T48yg6GO4N7G8JgbwUbeD48P89wd352iIDeWB9SpiuMpEh 07+DRjxVlEnr0ng== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Authority-Analysis: v=2.4 cv=bIcb4f+Z c=1 sm=1 tr=0 ts=69ba80ea cx=c_pps a=JbAStetqSzwMeJznSMzCyw==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=I8plYztaKvtxx8zCzTMA:9 a=QEXdDO2ut3YA:10 a=uxP6HrT_eTzRwkO_Te1X:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-ORIG-GUID: h7WOR2VoxI7jSzgYo1mZASbVEhLRZObg X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzE4MDA4OSBTYWx0ZWRfX2GmDZuirJkLQ l3yC4dHMzZXvJFCB9+vLX6FyhB8OdDceNMxW1lD+4ABII6eG/jNJpxacYbkP6E99TiJ3RMUzSPy FIxoRmAfMWv1qLUUbWtML/r7gqeqUZ+4ev5ZGxEOoaWZKSiFFScalhAUyQShCQltWEqVGflvpcY lURwQhUDKj/JVF7NketmUtgCmoeBMuszf2LG0dFwuDEhcKVYbQEPNvYzIAgnIGVCeH/1OjIfEFW BcqOmlru0j/4bnEsX9+S5UfVTbLUMSqj2buEDH2ElMxNDTpyY0cQaBnDZu84qAEYHSVcQ45/Zoe TqToDkNw12SslAQIdhc5uQcX77qysc4uO6mOnx37uUaxI6YuEEash3EqCtcyAdi83HCuAKYQ0G3 jcTezPAZpKIPmtBmzAYQuGsgTe8cprcnLM2TvMB4brlsajUqofeOenJTPLecq6XrZERiU6Bbalp 216DN2FLabnteBwqjwg== X-Proofpoint-GUID: h7WOR2VoxI7jSzgYo1mZASbVEhLRZObg X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-18_01,2026-03-17_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 impostorscore=0 malwarescore=0 adultscore=0 lowpriorityscore=0 clxscore=1015 priorityscore=1501 bulkscore=0 phishscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603180089 Add bindings for Qualcomm Eliza SoC display clock controller (dispcc), which is very similar to one in SM8750, except new HDMI-related clocks and additional clock input from HDMI PHY PLL. Signed-off-by: Krzysztof Kozlowski --- .../bindings/clock/qcom,eliza-dispcc.yaml | 98 +++++++++++++++++ include/dt-bindings/clock/qcom,eliza-dispcc.h | 118 +++++++++++++++++= ++++ 2 files changed, 216 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/qcom,eliza-dispcc.yaml= b/Documentation/devicetree/bindings/clock/qcom,eliza-dispcc.yaml new file mode 100644 index 000000000000..1f1c7da6d746 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,eliza-dispcc.yaml @@ -0,0 +1,98 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,eliza-dispcc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Display Clock & Reset Controller for Qualcomm Eliza SoC + +maintainers: + - Bjorn Andersson + - Konrad Dybcio + - Krzysztof Kozlowski + +description: | + Display clock control module provides the clocks, resets and power + domains on Qualcomm Eliza SoC platform. + + See also: + - include/dt-bindings/clock/qcom,eliza-dispcc.h + +properties: + compatible: + enum: + - qcom,eliza-dispcc + + clocks: + items: + - description: Board XO source + - description: Board Always On XO source + - description: Display's AHB clock + - description: sleep clock + - description: Byte clock from DSI PHY0 + - description: Pixel clock from DSI PHY0 + - description: Byte clock from DSI PHY1 + - description: Pixel clock from DSI PHY1 + - description: Link clock from DP PHY0 + - description: VCO DIV clock from DP PHY0 + - description: Link clock from DP PHY1 + - description: VCO DIV clock from DP PHY1 + - description: Link clock from DP PHY2 + - description: VCO DIV clock from DP PHY2 + - description: Link clock from DP PHY3 + - description: VCO DIV clock from DP PHY3 + - description: HDMI link clock from HDMI PHY + + power-domains: + items: + - description: MMCX power domain + + required-opps: + items: + - description: MMCX performance point + +required: + - compatible + - clocks + - '#power-domain-cells' + +allOf: + - $ref: qcom,gcc.yaml# + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + clock-controller@af00000 { + compatible =3D "qcom,eliza-dispcc"; + reg =3D <0x0af00000 0x20000>; + clocks =3D <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&gcc GCC_DISP_AHB_CLK>, + <&sleep_clk>, + <&dsi0_phy DSI_BYTE_PLL_CLK>, + <&dsi0_phy DSI_PIXEL_PLL_CLK>, + <&dsi1_phy DSI_BYTE_PLL_CLK>, + <&dsi1_phy DSI_PIXEL_PLL_CLK>, + <&dp0_phy 0>, + <&dp0_phy 1>, + <&dp1_phy 0>, + <&dp1_phy 1>, + <&dp2_phy 0>, + <&dp2_phy 1>, + <&dp3_phy 0>, + <&dp3_phy 1>, + <&hdmi_phy>; + + #clock-cells =3D <1>; + #power-domain-cells =3D <1>; + #reset-cells =3D <1>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; +... diff --git a/include/dt-bindings/clock/qcom,eliza-dispcc.h b/include/dt-bin= dings/clock/qcom,eliza-dispcc.h new file mode 100644 index 000000000000..30c6d856fa98 --- /dev/null +++ b/include/dt-bindings/clock/qcom,eliza-dispcc.h @@ -0,0 +1,118 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef _DT_BINDINGS_CLK_QCOM_ELIZA_DISP_CC_H +#define _DT_BINDINGS_CLK_QCOM_ELIZA_DISP_CC_H + +/* DISP_CC clocks */ +#define DISP_CC_PLL0 0 +#define DISP_CC_PLL1 1 +#define DISP_CC_PLL2 2 +#define DISP_CC_ESYNC0_CLK 3 +#define DISP_CC_ESYNC0_CLK_SRC 4 +#define DISP_CC_ESYNC1_CLK 5 +#define DISP_CC_ESYNC1_CLK_SRC 6 +#define DISP_CC_MDSS_ACCU_SHIFT_CLK 7 +#define DISP_CC_MDSS_AHB1_CLK 8 +#define DISP_CC_MDSS_AHB_CLK 9 +#define DISP_CC_MDSS_AHB_CLK_SRC 10 +#define DISP_CC_MDSS_BYTE0_CLK 11 +#define DISP_CC_MDSS_BYTE0_CLK_SRC 12 +#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 13 +#define DISP_CC_MDSS_BYTE0_INTF_CLK 14 +#define DISP_CC_MDSS_BYTE1_CLK 15 +#define DISP_CC_MDSS_BYTE1_CLK_SRC 16 +#define DISP_CC_MDSS_BYTE1_DIV_CLK_SRC 17 +#define DISP_CC_MDSS_BYTE1_INTF_CLK 18 +#define DISP_CC_MDSS_DPTX0_AUX_CLK 19 +#define DISP_CC_MDSS_DPTX0_AUX_CLK_SRC 20 +#define DISP_CC_MDSS_DPTX0_CRYPTO_CLK 21 +#define DISP_CC_MDSS_DPTX0_LINK_CLK 22 +#define DISP_CC_MDSS_DPTX0_LINK_CLK_SRC 23 +#define DISP_CC_MDSS_DPTX0_LINK_DIV_CLK_SRC 24 +#define DISP_CC_MDSS_DPTX0_LINK_INTF_CLK 25 +#define DISP_CC_MDSS_DPTX0_PIXEL0_CLK 26 +#define DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC 27 +#define DISP_CC_MDSS_DPTX0_PIXEL1_CLK 28 +#define DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC 29 +#define DISP_CC_MDSS_DPTX0_USB_ROUTER_LINK_INTF_CLK 30 +#define DISP_CC_MDSS_DPTX1_AUX_CLK 31 +#define DISP_CC_MDSS_DPTX1_AUX_CLK_SRC 32 +#define DISP_CC_MDSS_DPTX1_CRYPTO_CLK 33 +#define DISP_CC_MDSS_DPTX1_LINK_CLK 34 +#define DISP_CC_MDSS_DPTX1_LINK_CLK_SRC 35 +#define DISP_CC_MDSS_DPTX1_LINK_DIV_CLK_SRC 36 +#define DISP_CC_MDSS_DPTX1_LINK_INTF_CLK 37 +#define DISP_CC_MDSS_DPTX1_PIXEL0_CLK 38 +#define DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC 39 +#define DISP_CC_MDSS_DPTX1_PIXEL1_CLK 40 +#define DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC 41 +#define DISP_CC_MDSS_DPTX1_USB_ROUTER_LINK_INTF_CLK 42 +#define DISP_CC_MDSS_DPTX2_AUX_CLK 43 +#define DISP_CC_MDSS_DPTX2_AUX_CLK_SRC 44 +#define DISP_CC_MDSS_DPTX2_CRYPTO_CLK 45 +#define DISP_CC_MDSS_DPTX2_LINK_CLK 46 +#define DISP_CC_MDSS_DPTX2_LINK_CLK_SRC 47 +#define DISP_CC_MDSS_DPTX2_LINK_DIV_CLK_SRC 48 +#define DISP_CC_MDSS_DPTX2_LINK_INTF_CLK 49 +#define DISP_CC_MDSS_DPTX2_PIXEL0_CLK 50 +#define DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC 51 +#define DISP_CC_MDSS_DPTX2_PIXEL1_CLK 52 +#define DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC 53 +#define DISP_CC_MDSS_DPTX3_AUX_CLK 54 +#define DISP_CC_MDSS_DPTX3_AUX_CLK_SRC 55 +#define DISP_CC_MDSS_DPTX3_CRYPTO_CLK 56 +#define DISP_CC_MDSS_DPTX3_LINK_CLK 57 +#define DISP_CC_MDSS_DPTX3_LINK_CLK_SRC 58 +#define DISP_CC_MDSS_DPTX3_LINK_DIV_CLK_SRC 59 +#define DISP_CC_MDSS_DPTX3_LINK_INTF_CLK 60 +#define DISP_CC_MDSS_DPTX3_PIXEL0_CLK 61 +#define DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC 62 +#define DISP_CC_MDSS_ESC0_CLK 63 +#define DISP_CC_MDSS_ESC0_CLK_SRC 64 +#define DISP_CC_MDSS_ESC1_CLK 65 +#define DISP_CC_MDSS_ESC1_CLK_SRC 66 +#define DISP_CC_MDSS_HDMI_AHBM_CLK 67 +#define DISP_CC_MDSS_HDMI_APP_CLK 68 +#define DISP_CC_MDSS_HDMI_APP_CLK_SRC 69 +#define DISP_CC_MDSS_HDMI_CRYPTO_CLK 70 +#define DISP_CC_MDSS_HDMI_INTF_CLK 71 +#define DISP_CC_MDSS_HDMI_PCLK_CLK 72 +#define DISP_CC_MDSS_HDMI_PCLK_CLK_SRC 73 +#define DISP_CC_MDSS_HDMI_PCLK_DIV_CLK_SRC 74 +#define DISP_CC_MDSS_MDP1_CLK 75 +#define DISP_CC_MDSS_MDP_CLK 76 +#define DISP_CC_MDSS_MDP_CLK_SRC 77 +#define DISP_CC_MDSS_MDP_LUT1_CLK 78 +#define DISP_CC_MDSS_MDP_LUT_CLK 79 +#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 80 +#define DISP_CC_MDSS_PCLK0_CLK 81 +#define DISP_CC_MDSS_PCLK0_CLK_SRC 82 +#define DISP_CC_MDSS_PCLK1_CLK 83 +#define DISP_CC_MDSS_PCLK1_CLK_SRC 84 +#define DISP_CC_MDSS_PCLK2_CLK 85 +#define DISP_CC_MDSS_PCLK2_CLK_SRC 86 +#define DISP_CC_MDSS_RSCC_AHB_CLK 87 +#define DISP_CC_MDSS_RSCC_VSYNC_CLK 88 +#define DISP_CC_MDSS_VSYNC1_CLK 89 +#define DISP_CC_MDSS_VSYNC_CLK 90 +#define DISP_CC_MDSS_VSYNC_CLK_SRC 91 +#define DISP_CC_OSC_CLK 92 +#define DISP_CC_OSC_CLK_SRC 93 +#define DISP_CC_SLEEP_CLK 94 +#define DISP_CC_SLEEP_CLK_SRC 95 +#define DISP_CC_XO_CLK 96 +#define DISP_CC_XO_CLK_SRC 97 + +/* DISP_CC resets */ +#define DISP_CC_MDSS_CORE_BCR 0 +#define DISP_CC_MDSS_CORE_INT2_BCR 1 +#define DISP_CC_MDSS_RSCC_BCR 2 + +/* DISP_CC GDSCR */ +#define MDSS_GDSC 0 +#define MDSS_INT2_GDSC 1 + +#endif --=20 2.51.0