From nobody Mon Apr 6 21:35:45 2026 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C1145347508 for ; Tue, 17 Mar 2026 19:56:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777418; cv=none; b=f2sP8XmkDLCuS91b2PFPytqdepDCX5nk/ysWuXNxO/BMOZOykpn5b26HS2DIlMlSYAUDxHcrmxjt5uDAbQop8gVUkclnTTS5liEoc24+GhUb4rvzk8vpsI+8Jq8YUvCgnhwd+xpMmownjMQUfmgx6Gv4qMs8VVgMUaKmW9Sa2nI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777418; c=relaxed/simple; bh=XvTfMauaukkk+C4TYB2D801kKkepYBtwyk/9j7cqYLQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ud1EJVdILWoyndFFyHR1QaafkSNrgvZ/Sk0hhqbo/a5ZpzmeaOzszQGEUD3I1LUK2jy3OY2r01c4++8pXZ3SBGcH7RVZuM04ZnKC0JPz3r9EP8xFsbDC57qbO9Iqpwi0lsd/1e+fTMozftJsm/hadgt9GVj7jRbNSmE1WU4Yy7s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Z2m69aP6; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Z2m69aP6" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-439b7c2788dso3805320f8f.1 for ; Tue, 17 Mar 2026 12:56:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773777415; x=1774382215; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1zJBnlpHLtLEUmxMyAFCO50XYVLFLaC6mI8b4fmpRh4=; b=Z2m69aP659NGKTykoGngBXaxoMQ/s5QfjbxGUSSre2/INgbD/G53Mtv5avela4rAO6 rbgSbXKds7/QAPE4hTsTZcWXJbeGcAn4i2BpA67LTSWj4rtCFLV/jBmCDqZ0CrxmneVQ Ucc0lY/ExCj0CsxRS7Sy5TMw0gV4zT1VYtdWT8C8h7O2EToLT1FqJpay76S9pGFBAJC/ jOw3Hc1R8GF0iVV8xEI/dzTnbOfbQ58gskBRiBryigPfYvKdxiBQZMFsJBE1t2Az84Ui +MaslG/buaCcQAu6s8pPW5ym/YDGD6pAMXKpfhxLd8v6J+3IX0f+XVngAKPjYoMCxPhk /4+w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773777415; x=1774382215; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=1zJBnlpHLtLEUmxMyAFCO50XYVLFLaC6mI8b4fmpRh4=; b=tFwufD5oeEsMJ9syZpYyM5YkTwKW/8wE+0zej8udIF42dDd1qrUwZ0Dt1HldWBhfeT gy99yHqarfcX3TSk+auj/bqZGhLZftwMv+OEkN7W9yR6wN7pXPz+L58OVJzkKJy6P+Xe cVWjj+IiM1AUcCbIZbRXFG6kOi4XIP4DaVxYxqwuWZUAP9n5qRChPG/bUMBZjhPdUDpY qwSHomeQeDaSfZecn0IUmQiACSxjo6J/rYy9/94qj2MGapoZTxeZWj0UxF0hKg1sasVz 5G2knqyhQMvYt0TNowx+E4wzwcE8NF6QOASTDodPGJUaNp2uhFZeNmH291m9ANmf5Zbu chfA== X-Forwarded-Encrypted: i=1; AJvYcCXH2AemuZrHj3qbPOm5OO//Dh8sNdLxfVHuh7p2AqF5y1jYlu09bjh7+XkCQxIbD/YwB6KChyl6CcTYNY8=@vger.kernel.org X-Gm-Message-State: AOJu0YzofCG/mKlUgHFrXjvYVfW2R4JLRE2EQAwhDep0ZKi4d8ISBv5i YUfg8aalcFM9C6gDEqLVXuQGbM6dJ/vUerFfo8FLQC9wMQ2ts02WtjFW X-Gm-Gg: ATEYQzzGkU6VauwPCFdMrZGsUKd6PZZBo4PuN4IwuX1ZEdXaP14380dmMAZAQtOuN8t c6MJH9d2mLotN2hWgGDt7oqEYZVhEZnZC7DlQvynliiJNZfBDCFggNTgtgGFw5HZmhC1gqlgU1B UzRBD+iQtwzL9dQkscW18wRbFca9T/0rAHyFpit1CIYMDfojj+xA1snZcO5qm2VihW3jxZWUoZr gfBO4YS+142T4OWIgiD1bttP/8gf0i9xvstG5teBIky0wzpQMg5E3/NF0KkNknRp8u2fkksNkj7 ejUZWjqWhkmWMQHouEPDP5OPHHJX9fGeKyY0MbLwOYBNU9tM9fz7N0FLnDsvk9B0IbyaLVlYs5u ACKGiEAtMrWmGZ1VklWpMp5/DUtCnT/2EUP304KzbfB4e3nYPZujSqfu+GpTN8zni7jKoqmbDn0 c3Po51DDKWKBOm3VAot46R/oEO7X4vQ+CJhQ8d3u9183VsROLr X-Received: by 2002:a5d:5d02:0:b0:439:c018:60ec with SMTP id ffacd0b85a97d-43b527c5457mr891789f8f.30.1773777414896; Tue, 17 Mar 2026 12:56:54 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e16b:fc56:e220:9aa9]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b5189221dsm1339217f8f.23.2026.03.17.12.56.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 12:56:54 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das , Conor Dooley Subject: [PATCH v4 1/9] dt-bindings: clock: Document RZ/G3L SoC Date: Tue, 17 Mar 2026 19:56:30 +0000 Message-ID: <20260317195650.468330-2-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> References: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Document the device tree bindings for the Renesas RZ/G3L SoC Clock Pulse Generator (CPG). RZ/G3L CPG is similar to RZ/G2L CPG but has 5 clocks compared to 1 clock on other SoCs. Also define RZ/G3L (R9A08G046) Clock Pulse Generator Core Clocks, as listed in section 4.4.4.1 ("Block Diagram of the Clock System"), module clock outputs, as listed in section 4.4.2 ("Clock List r1.00") and add Reset definitions referring to registers CPG_RST_* in Section 4.4.3 ("Register") of the RZ/G3L Hardware User's Manual (Rev.1.00 Oct, 2025). Acked-by: Conor Dooley Signed-off-by: Biju Das --- v3->v4: * Updated commit description related to core clocks section in the hardware manual * Dropped CLK_P4_DIV2 from core clocks * Added MIPI_DSI_PLLCLK and USB_SCLK to core clocks * Dropped LVDS_PCLK module clock * Added BSC_X_PRESET_BSC reset v2->v3: * Added macros R9A08G046_ETH{0,1}_CLK_{TX,RX}_I_RMII. * Keep the tag from Conor as it is trivial change for just adding macros. v1->v2: * Documented external ethernet clocks as it is a clock source for MUX inside CPG * Updated commit description. * Keep the tag from Conor as it is trivial change for adding more clks. --- .../bindings/clock/renesas,rzg2l-cpg.yaml | 40 +- include/dt-bindings/clock/r9a08g046-cpg.h | 342 ++++++++++++++++++ 2 files changed, 377 insertions(+), 5 deletions(-) create mode 100644 include/dt-bindings/clock/r9a08g046-cpg.h diff --git a/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml= b/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml index 8c18616e5c4d..c0ce687d83ee 100644 --- a/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml +++ b/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml @@ -28,19 +28,30 @@ properties: - renesas,r9a07g044-cpg # RZ/G2{L,LC} - renesas,r9a07g054-cpg # RZ/V2L - renesas,r9a08g045-cpg # RZ/G3S + - renesas,r9a08g046-cpg # RZ/G3L - renesas,r9a09g011-cpg # RZ/V2M =20 reg: maxItems: 1 =20 clocks: - maxItems: 1 + minItems: 1 + items: + - description: Clock source to CPG can be either from external clock + input (EXCLK) or crystal oscillator (XIN/XOUT). + - description: ETH0 TXC clock input + - description: ETH0 RXC clock input + - description: ETH1 TXC clock input + - description: ETH1 RXC clock input =20 clock-names: - description: - Clock source to CPG can be either from external clock input (EXCLK) = or - crystal oscillator (XIN/XOUT). - const: extal + minItems: 1 + items: + - const: extal + - const: eth0_txc_tx_clk + - const: eth0_rxc_rx_clk + - const: eth1_txc_tx_clk + - const: eth1_rxc_rx_clk =20 '#clock-cells': description: | @@ -74,6 +85,25 @@ required: - '#power-domain-cells' - '#reset-cells' =20 +allOf: + - if: + properties: + compatible: + contains: + const: renesas,r9a08g046-cpg + then: + properties: + clocks: + minItems: 5 + clock-names: + minItems: 5 + else: + properties: + clocks: + maxItems: 1 + clock-names: + maxItems: 1 + additionalProperties: false =20 examples: diff --git a/include/dt-bindings/clock/r9a08g046-cpg.h b/include/dt-binding= s/clock/r9a08g046-cpg.h new file mode 100644 index 000000000000..56b98e98cf88 --- /dev/null +++ b/include/dt-bindings/clock/r9a08g046-cpg.h @@ -0,0 +1,342 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ +#ifndef __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ +#define __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ + +#include + +/* R9A08G046 CPG Core Clocks */ +#define R9A08G046_CLK_I 0 +#define R9A08G046_CLK_IC0 1 +#define R9A08G046_CLK_IC1 2 +#define R9A08G046_CLK_IC2 3 +#define R9A08G046_CLK_IC3 4 +#define R9A08G046_CLK_P0 5 +#define R9A08G046_CLK_P1 6 +#define R9A08G046_CLK_P2 7 +#define R9A08G046_CLK_P3 8 +#define R9A08G046_CLK_P4 9 +#define R9A08G046_CLK_P5 10 +#define R9A08G046_CLK_P6 11 +#define R9A08G046_CLK_P7 12 +#define R9A08G046_CLK_P8 13 +#define R9A08G046_CLK_P9 14 +#define R9A08G046_CLK_P10 15 +#define R9A08G046_CLK_P13 16 +#define R9A08G046_CLK_P14 17 +#define R9A08G046_CLK_P15 18 +#define R9A08G046_CLK_P16 19 +#define R9A08G046_CLK_P17 20 +#define R9A08G046_CLK_P18 21 +#define R9A08G046_CLK_P19 22 +#define R9A08G046_CLK_P20 23 +#define R9A08G046_CLK_M0 24 +#define R9A08G046_CLK_M1 25 +#define R9A08G046_CLK_M2 26 +#define R9A08G046_CLK_M3 27 +#define R9A08G046_CLK_M4 28 +#define R9A08G046_CLK_M5 29 +#define R9A08G046_CLK_M6 30 +#define R9A08G046_CLK_AT 31 +#define R9A08G046_CLK_B 32 +#define R9A08G046_CLK_ETHTX01 33 +#define R9A08G046_CLK_ETHTX02 34 +#define R9A08G046_CLK_ETHRX01 35 +#define R9A08G046_CLK_ETHRX02 36 +#define R9A08G046_CLK_ETHRM0 37 +#define R9A08G046_CLK_ETHTX11 38 +#define R9A08G046_CLK_ETHTX12 39 +#define R9A08G046_CLK_ETHRX11 40 +#define R9A08G046_CLK_ETHRX12 41 +#define R9A08G046_CLK_ETHRM1 42 +#define R9A08G046_CLK_G 43 +#define R9A08G046_CLK_HP 44 +#define R9A08G046_CLK_SD0 45 +#define R9A08G046_CLK_SD1 46 +#define R9A08G046_CLK_SD2 47 +#define R9A08G046_CLK_SPI0 48 +#define R9A08G046_CLK_SPI1 49 +#define R9A08G046_CLK_S0 50 +#define R9A08G046_CLK_SWD 51 +#define R9A08G046_OSCCLK 52 +#define R9A08G046_OSCCLK2 53 +#define R9A08G046_MIPI_DSI_PLLCLK 54 +#define R9A08G046_USB_SCLK 55 + +/* R9A08G046 Module Clocks */ +#define R9A08G046_CA55_SCLK 0 +#define R9A08G046_CA55_PCLK 1 +#define R9A08G046_CA55_ATCLK 2 +#define R9A08G046_CA55_GICCLK 3 +#define R9A08G046_CA55_PERICLK 4 +#define R9A08G046_CA55_ACLK 5 +#define R9A08G046_CA55_TSCLK 6 +#define R9A08G046_CA55_CORECLK0 7 +#define R9A08G046_CA55_CORECLK1 8 +#define R9A08G046_CA55_CORECLK2 9 +#define R9A08G046_CA55_CORECLK3 10 +#define R9A08G046_SRAM_ACPU_ACLK0 11 +#define R9A08G046_SRAM_ACPU_ACLK1 12 +#define R9A08G046_SRAM_ACPU_ACLK2 13 +#define R9A08G046_GIC600_GICCLK 14 +#define R9A08G046_IA55_CLK 15 +#define R9A08G046_IA55_PCLK 16 +#define R9A08G046_MHU_PCLK 17 +#define R9A08G046_SYC_CNT_CLK 18 +#define R9A08G046_DMAC_ACLK 19 +#define R9A08G046_DMAC_PCLK 20 +#define R9A08G046_OSTM0_PCLK 21 +#define R9A08G046_OSTM1_PCLK 22 +#define R9A08G046_OSTM2_PCLK 23 +#define R9A08G046_MTU_X_MCK_MTU3 24 +#define R9A08G046_POE3_CLKM_POE 25 +#define R9A08G046_GPT_PCLK 26 +#define R9A08G046_POEG_A_CLKP 27 +#define R9A08G046_POEG_B_CLKP 28 +#define R9A08G046_POEG_C_CLKP 29 +#define R9A08G046_POEG_D_CLKP 30 +#define R9A08G046_WDT0_PCLK 31 +#define R9A08G046_WDT0_CLK 32 +#define R9A08G046_WDT1_PCLK 33 +#define R9A08G046_WDT1_CLK 34 +#define R9A08G046_WDT2_PCLK 35 +#define R9A08G046_WDT2_CLK 36 +#define R9A08G046_XSPI_HCLK 37 +#define R9A08G046_XSPI_ACLK 38 +#define R9A08G046_XSPI_CLK 39 +#define R9A08G046_XSPI_CLKX2 40 +#define R9A08G046_SDHI0_IMCLK 41 +#define R9A08G046_SDHI0_IMCLK2 42 +#define R9A08G046_SDHI0_CLK_HS 43 +#define R9A08G046_SDHI0_IACLKS 44 +#define R9A08G046_SDHI0_IACLKM 45 +#define R9A08G046_SDHI1_IMCLK 46 +#define R9A08G046_SDHI1_IMCLK2 47 +#define R9A08G046_SDHI1_CLK_HS 48 +#define R9A08G046_SDHI1_IACLKS 49 +#define R9A08G046_SDHI1_IACLKM 50 +#define R9A08G046_SDHI2_IMCLK 51 +#define R9A08G046_SDHI2_IMCLK2 52 +#define R9A08G046_SDHI2_CLK_HS 53 +#define R9A08G046_SDHI2_IACLKS 54 +#define R9A08G046_SDHI2_IACLKM 55 +#define R9A08G046_GE3D_CLK 56 +#define R9A08G046_GE3D_AXI_CLK 57 +#define R9A08G046_GE3D_ACE_CLK 58 +#define R9A08G046_ISU_ACLK 59 +#define R9A08G046_ISU_PCLK 60 +#define R9A08G046_H264_CLK_A 61 +#define R9A08G046_H264_CLK_P 62 +#define R9A08G046_CRU_SYSCLK 63 +#define R9A08G046_CRU_VCLK 64 +#define R9A08G046_CRU_PCLK 65 +#define R9A08G046_CRU_ACLK 66 +#define R9A08G046_MIPI_DSI_SYSCLK 67 +#define R9A08G046_MIPI_DSI_ACLK 68 +#define R9A08G046_MIPI_DSI_PCLK 69 +#define R9A08G046_MIPI_DSI_VCLK 70 +#define R9A08G046_MIPI_DSI_LPCLK 71 +#define R9A08G046_LVDS_PLLCLK 72 +#define R9A08G046_LVDS_CLK_DOT0 73 +#define R9A08G046_LCDC_CLK_A 74 +#define R9A08G046_LCDC_CLK_D 75 +#define R9A08G046_LCDC_CLK_P 76 +#define R9A08G046_SSI0_PCLK2 77 +#define R9A08G046_SSI0_PCLK_SFR 78 +#define R9A08G046_SSI1_PCLK2 79 +#define R9A08G046_SSI1_PCLK_SFR 80 +#define R9A08G046_SSI2_PCLK2 81 +#define R9A08G046_SSI2_PCLK_SFR 82 +#define R9A08G046_SSI3_PCLK2 83 +#define R9A08G046_SSI3_PCLK_SFR 84 +#define R9A08G046_USB_U2H0_HCLK 85 +#define R9A08G046_USB_U2H1_HCLK 86 +#define R9A08G046_USB_U2P0_EXR_CPUCLK 87 +#define R9A08G046_USB_U2P1_EXR_CPUCLK 88 +#define R9A08G046_USB_PCLK 89 +#define R9A08G046_ETH0_CLK_AXI 90 +#define R9A08G046_ETH0_CLK_CHI 91 +#define R9A08G046_ETH0_CLK_TX_I 92 +#define R9A08G046_ETH0_CLK_RX_I 93 +#define R9A08G046_ETH0_CLK_TX_180_I 94 +#define R9A08G046_ETH0_CLK_RX_180_I 95 +#define R9A08G046_ETH0_CLK_RMII_I 96 +#define R9A08G046_ETH0_CLK_PTP_REF_I 97 +#define R9A08G046_ETH0_CLK_TX_I_RMII 98 +#define R9A08G046_ETH0_CLK_RX_I_RMII 99 +#define R9A08G046_ETH1_CLK_AXI 100 +#define R9A08G046_ETH1_CLK_CHI 101 +#define R9A08G046_ETH1_CLK_TX_I 102 +#define R9A08G046_ETH1_CLK_RX_I 103 +#define R9A08G046_ETH1_CLK_TX_180_I 104 +#define R9A08G046_ETH1_CLK_RX_180_I 105 +#define R9A08G046_ETH1_CLK_RMII_I 106 +#define R9A08G046_ETH1_CLK_PTP_REF_I 107 +#define R9A08G046_ETH1_CLK_TX_I_RMII 108 +#define R9A08G046_ETH1_CLK_RX_I_RMII 109 +#define R9A08G046_I2C0_PCLK 110 +#define R9A08G046_I2C1_PCLK 111 +#define R9A08G046_I2C2_PCLK 112 +#define R9A08G046_I2C3_PCLK 113 +#define R9A08G046_SCIF0_CLK_PCK 114 +#define R9A08G046_SCIF1_CLK_PCK 115 +#define R9A08G046_SCIF2_CLK_PCK 116 +#define R9A08G046_SCIF3_CLK_PCK 117 +#define R9A08G046_SCIF4_CLK_PCK 118 +#define R9A08G046_SCIF5_CLK_PCK 119 +#define R9A08G046_RSCI0_PCLK 120 +#define R9A08G046_RSCI0_TCLK 121 +#define R9A08G046_RSCI1_PCLK 122 +#define R9A08G046_RSCI1_TCLK 123 +#define R9A08G046_RSCI2_PCLK 124 +#define R9A08G046_RSCI2_TCLK 125 +#define R9A08G046_RSCI3_PCLK 126 +#define R9A08G046_RSCI3_TCLK 127 +#define R9A08G046_RSPI0_PCLK 128 +#define R9A08G046_RSPI0_TCLK 129 +#define R9A08G046_RSPI1_PCLK 130 +#define R9A08G046_RSPI1_TCLK 131 +#define R9A08G046_RSPI2_PCLK 132 +#define R9A08G046_RSPI2_TCLK 133 +#define R9A08G046_CANFD_PCLK 134 +#define R9A08G046_CANFD_CLK_RAM 135 +#define R9A08G046_GPIO_HCLK 136 +#define R9A08G046_ADC0_ADCLK 137 +#define R9A08G046_ADC0_PCLK 138 +#define R9A08G046_ADC1_ADCLK 138 +#define R9A08G046_ADC1_PCLK 140 +#define R9A08G046_TSU_PCLK 141 +#define R9A08G046_PDM_PCLK 142 +#define R9A08G046_PDM_CCLK 143 +#define R9A08G046_PCI_ACLK 144 +#define R9A08G046_PCI_CLKL1PM 145 +#define R9A08G046_PCI_CLK_PMU 146 +#define R9A08G046_SPDIF_PCLK 147 +#define R9A08G046_I3C_TCLK 148 +#define R9A08G046_I3C_PCLK 149 +#define R9A08G046_VBAT_BCLK 150 +#define R9A08G046_BSC_X_BCK_BSC 151 + +/* R9A08G046 Resets */ +#define R9A08G046_CA55_RST0_0 0 +#define R9A08G046_CA55_RST0_1 1 +#define R9A08G046_CA55_RST0_2 2 +#define R9A08G046_CA55_RST0_3 3 +#define R9A08G046_CA55_RST4_0 4 +#define R9A08G046_CA55_RST4_1 5 +#define R9A08G046_CA55_RST4_2 6 +#define R9A08G046_CA55_RST4_3 7 +#define R9A08G046_CA55_RST8 8 +#define R9A08G046_CA55_RST9 9 +#define R9A08G046_CA55_RST10 10 +#define R9A08G046_CA55_RST11 11 +#define R9A08G046_CA55_RST12 12 +#define R9A08G046_CA55_RST13 13 +#define R9A08G046_CA55_RST14 14 +#define R9A08G046_CA55_RST15 15 +#define R9A08G046_CA55_RST16 16 +#define R9A08G046_SRAM_ACPU_ARESETN0 17 +#define R9A08G046_SRAM_ACPU_ARESETN1 18 +#define R9A08G046_SRAM_ACPU_ARESETN2 19 +#define R9A08G046_GIC600_GICRESET_N 20 +#define R9A08G046_GIC600_DBG_GICRESET_N 21 +#define R9A08G046_IA55_RESETN 22 +#define R9A08G046_MHU_RESETN 23 +#define R9A08G046_SYC_RESETN 24 +#define R9A08G046_DMAC_ARESETN 25 +#define R9A08G046_DMAC_RST_ASYNC 26 +#define R9A08G046_GTM0_PRESETZ 27 +#define R9A08G046_GTM1_PRESETZ 28 +#define R9A08G046_GTM2_PRESETZ 29 +#define R9A08G046_MTU_X_PRESET_MTU3 30 +#define R9A08G046_POE3_RST_M_REG 31 +#define R9A08G046_GPT_RST_C 32 +#define R9A08G046_POEG_A_RST 33 +#define R9A08G046_POEG_B_RST 34 +#define R9A08G046_POEG_C_RST 35 +#define R9A08G046_POEG_D_RST 36 +#define R9A08G046_WDT0_PRESETN 37 +#define R9A08G046_WDT1_PRESETN 38 +#define R9A08G046_WDT2_PRESETN 39 +#define R9A08G046_XSPI_HRESETN 40 +#define R9A08G046_XSPI_ARESETN 41 +#define R9A08G046_SDHI0_IXRST 42 +#define R9A08G046_SDHI1_IXRST 43 +#define R9A08G046_SDHI2_IXRST 44 +#define R9A08G046_SDHI0_IXRSTAXIM 45 +#define R9A08G046_SDHI0_IXRSTAXIS 46 +#define R9A08G046_SDHI1_IXRSTAXIM 47 +#define R9A08G046_SDHI1_IXRSTAXIS 48 +#define R9A08G046_SDHI2_IXRSTAXIM 49 +#define R9A08G046_SDHI2_IXRSTAXIS 50 +#define R9A08G046_GE3D_RESETN 51 +#define R9A08G046_GE3D_AXI_RESETN 52 +#define R9A08G046_GE3D_ACE_RESETN 53 +#define R9A08G046_ISU_ARESETN 54 +#define R9A08G046_ISU_PRESETN 55 +#define R9A08G046_H264_X_RESET_VCP 56 +#define R9A08G046_H264_CP_PRESET_P 57 +#define R9A08G046_CRU_CMN_RSTB 58 +#define R9A08G046_CRU_PRESETN 59 +#define R9A08G046_CRU_ARESETN 60 +#define R9A08G046_MIPI_DSI_CMN_RSTB 61 +#define R9A08G046_MIPI_DSI_ARESET_N 62 +#define R9A08G046_MIPI_DSI_PRESET_N 63 +#define R9A08G046_LCDC_RESET_N 64 +#define R9A08G046_SSI0_RST_M2_REG 65 +#define R9A08G046_SSI1_RST_M2_REG 66 +#define R9A08G046_SSI2_RST_M2_REG 67 +#define R9A08G046_SSI3_RST_M2_REG 68 +#define R9A08G046_USB_U2H0_HRESETN 69 +#define R9A08G046_USB_U2H1_HRESETN 70 +#define R9A08G046_USB_U2P0_EXL_SYSRST 71 +#define R9A08G046_USB_PRESETN 72 +#define R9A08G046_USB_U2P1_EXL_SYSRST 73 +#define R9A08G046_ETH0_ARESET_N 74 +#define R9A08G046_ETH1_ARESET_N 75 +#define R9A08G046_I2C0_MRST 76 +#define R9A08G046_I2C1_MRST 77 +#define R9A08G046_I2C2_MRST 78 +#define R9A08G046_I2C3_MRST 79 +#define R9A08G046_SCIF0_RST_SYSTEM_N 80 +#define R9A08G046_SCIF1_RST_SYSTEM_N 81 +#define R9A08G046_SCIF2_RST_SYSTEM_N 82 +#define R9A08G046_SCIF3_RST_SYSTEM_N 83 +#define R9A08G046_SCIF4_RST_SYSTEM_N 84 +#define R9A08G046_SCIF5_RST_SYSTEM_N 85 +#define R9A08G046_RSPI0_PRESETN 86 +#define R9A08G046_RSPI1_PRESETN 87 +#define R9A08G046_RSPI2_PRESETN 88 +#define R9A08G046_RSPI0_TRESETN 89 +#define R9A08G046_RSPI1_TRESETN 90 +#define R9A08G046_RSPI2_TRESETN 91 +#define R9A08G046_CANFD_RSTP_N 92 +#define R9A08G046_CANFD_RSTC_N 93 +#define R9A08G046_GPIO_RSTN 94 +#define R9A08G046_GPIO_PORT_RESETN 95 +#define R9A08G046_GPIO_SPARE_RESETN 96 +#define R9A08G046_ADC0_PRESETN 97 +#define R9A08G046_ADC0_ADRST_N 98 +#define R9A08G046_ADC1_PRESETN 99 +#define R9A08G046_ADC1_ADRST_N 100 +#define R9A08G046_TSU_PRESETN 101 +#define R9A08G046_PDM_PRESETN 102 +#define R9A08G046_PCI_ARESETN 103 +#define R9A08G046_SPDIF_RST 104 +#define R9A08G046_I3C_TRESETN 105 +#define R9A08G046_I3C_PRESETN 106 +#define R9A08G046_VBAT_BRESETN 107 +#define R9A08G046_RSCI0_PRESETN 108 +#define R9A08G046_RSCI1_PRESETN 109 +#define R9A08G046_RSCI2_PRESETN 110 +#define R9A08G046_RSCI3_PRESETN 111 +#define R9A08G046_RSCI0_TRESETN 112 +#define R9A08G046_RSCI1_TRESETN 113 +#define R9A08G046_RSCI2_TRESETN 114 +#define R9A08G046_RSCI3_TRESETN 115 +#define R9A08G046_LVDS_RESET_N 116 +#define R9A08G046_BSC_X_PRESET_BSC 117 + +#endif /* __DT_BINDINGS_CLOCK_R9A08G046_CPG_H__ */ --=20 2.43.0 From nobody Mon Apr 6 21:35:45 2026 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9516A346771 for ; Tue, 17 Mar 2026 19:56:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777419; cv=none; b=RyoLBvILCQp7N/POG9k2CpNQlSzXeAhjOGn7VGAD8pMmtvF257jm3mqAN6mrmICWOoEhJXlh0tzpRbTA/3KoBbDWTPzs0PHSdkb+N5T5h4+mAzuQEm/3BFf84rYBrkriH1Q5k+JPdRdBQkkehD+fcpHt4Nlki+3qYXf1uwVSPWI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777419; c=relaxed/simple; bh=iUjasimP5+ky9qKqqpISytS+Xv3jTe4n2zAFs2FsfCs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NPRgJFlk4ojqumoMAr7vg13G7SMZnPEZ0Frfq09aihClBKHCI4glZFNU/jPO3P0rziikT/XMNGREY2ihFgGPtzY8dCzDPND8VLPRvpxjqVKJjzqezPRHpNt87NV0ZHQ26jSXomEYP/80vH5SXVP2piFaL9ZxpOHKevkDyuDSAjw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=VE/WTXvO; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="VE/WTXvO" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-43b45bb7548so26455f8f.1 for ; Tue, 17 Mar 2026 12:56:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773777416; x=1774382216; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=X3fwT/mI+98cVYuLBwkfIUddmcoX9bFrR6d/WpZ9rik=; b=VE/WTXvODx4CouvcYCbH8ZSY8bzT0hBU57AaLfm9wVD6BQZhRVSAtaq7OnlVOvfWl4 mIFIyiQz2F1i+3dUBX7Zt8prkZ6H+sDaaQ7Wi4TMiWL7TmxAUswBmcEYgVbqfdNQXNoD XPzT0nEtW6CDuu/HjEtITsmxGlpPeKiS2c043IG2BF1jb958sXFByb98o2u5E2TLuwiV lk9FYBlGBDSLmVrYG7HVpHFAVeKf7J6MGL/Xd89x8lV5rpwyVf62j8mYMZd0tVY3WfOl 5lpdu/UQztcWnSCmVmNsgiPlUlObCWQNGGl5MzlFg/nkQhbQwnLSc9H+EzohXPhMogcP zB3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773777416; x=1774382216; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=X3fwT/mI+98cVYuLBwkfIUddmcoX9bFrR6d/WpZ9rik=; b=VZor0LrJh0Ukenccy8uS5us0P03tg2FHZmuVIkbL0+daGBG8nIFpLWcmgDtILumotC a+oeCNBLAmp/PItw7P0ojC3BJSQJ9IlGAqC5H695wjX0Xx/RMdUZlnKRtyXnZIQ2l6SZ UIgm7vGDJ/TbSXbRMJK/HTiwlAOnKTS3E74EXwV8HE6+c6/jmGTt8ShxM1wrgEnwXY4e xZYBNqjd/0MS08HB6MV7xSd+1CtXuH7dxmuSENuCMxSjtjee2J4GCZ6AVX2i86K68s7X ZRMiLaP216WlQCndjDHMe6hBCKMHYj4vKO7+rUNeGwL3Js+CpAI1uKKamLCv2AB1Qex8 CWUw== X-Forwarded-Encrypted: i=1; AJvYcCUWbN2mtgDE8jdghht6ChOqzu8QjzB5tYaVFIYuTSlBdVXS3qICAn40aUENUV5cHmE99fURSs5CGzSeiW8=@vger.kernel.org X-Gm-Message-State: AOJu0YzcZFeiUKflb63VOwJvAdzJiRDvB0FlZrQHBPZIbNrZ7hbB6swD 2vNiThmqI2mz1RY2JVT02jpm+6ixpKklhovffu6jqlk7mJ+Pku5uzXgL X-Gm-Gg: ATEYQzzbVGgNzUdnxwvdHCFqutoW2uPpUh4f+lYo6j9pX48H89Tci8eKMVuAYdgje1Y dR55kvvFFfTURfXXYIV0f0JaIYtPNl4lqa2VrgtzgPlLGr4r8UlKaAVZKFkz5C3tMu/HeTz4056 VXH7CVtRxiR0BxaBAC7Wq/H0DwZGyZjv5PQfXT7Vd7PjCes4nQHZV4hgHjFf8DxtmoHI3Jc4aGo f8EIIMXOM0XE7p3QkCfTJzRQs4ykq/6QVyZjQqQ6tdg6P6alHW4tt1HijaGsOv9gXdlFoyBLy5j UBF9kiGxhBEQkIjMIL6W6vCmMbPt6m+a7qPZa3Cq2knU/iN2fDU4grgdwl68jy9OiIqgc3qAh20 aSVD8s/xZi/f83vNGpxnSNPEmhrNDW6sumxLfU4/SKu0PuKAnD4e00MhWp9j7wcnSRLBHCGqTjK 6Wv1U1eu7rxFjl/QMF4mNpeegCSx/eC+8rON8GklPGPlApWm7A X-Received: by 2002:a05:6000:24c3:b0:439:df03:f300 with SMTP id ffacd0b85a97d-43b527c8a49mr786234f8f.40.1773777415878; Tue, 17 Mar 2026 12:56:55 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e16b:fc56:e220:9aa9]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b5189221dsm1339217f8f.23.2026.03.17.12.56.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 12:56:55 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Philipp Zabel Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v4 2/9] clk: renesas: rzg2l-cpg: Add support for critical resets Date: Tue, 17 Mar 2026 19:56:31 +0000 Message-ID: <20260317195650.468330-3-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> References: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Some reset lines must remain deasserted at all times after boot, as asserting them would disable critical system functionality with no owning driver to restore them. This mirrors the existing crit_mod_clks mechanism which protects critical module clocks from being disabled. On RZ/G2L family SoCs, the DMA reset must be remain deasserted for routing some peripheral interrupts to CPU. Add crit_resets and num_crit_resets fields to struct rzg2l_cpg_info to allow SoC-specific data tables to declare reset IDs that must never be asserted. Introduce rzg2l_cpg_deassert_crit_resets() to iterate over all critical resets and deassert them. Call it both at probe time and during resume to ensure critical peripherals are held out of reset after power-on and suspend/resume cycles. Signed-off-by: Biju Das --- v4: * Moved this patch from [1] as it is boot-dependent [1] https://lore.kernel.org/all/20260306134228.871815-1-biju.das.jz@bp.ren= esas.com/ --- drivers/clk/renesas/rzg2l-cpg.c | 33 +++++++++++++++++++++++++++++++++ drivers/clk/renesas/rzg2l-cpg.h | 7 +++++++ 2 files changed, 40 insertions(+) diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index c0584bab58a3..8165c163143a 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -1765,6 +1765,15 @@ static int __rzg2l_cpg_assert(struct reset_controlle= r_dev *rcdev, dev_dbg(rcdev->dev, "%s id:%ld offset:0x%x\n", assert ? "assert" : "deassert", id, CLK_RST_R(reg)); =20 + if (assert) { + unsigned int i; + + for (i =3D 0; i < priv->info->num_crit_resets; i++) { + if (id =3D=3D priv->info->crit_resets[i]) + return 0; + } + } + if (!assert) value |=3D mask; writel(value, priv->base + CLK_RST_R(reg)); @@ -1802,6 +1811,21 @@ static int rzg2l_cpg_deassert(struct reset_controlle= r_dev *rcdev, return __rzg2l_cpg_assert(rcdev, id, false); } =20 +static int rzg2l_cpg_deassert_crit_resets(struct reset_controller_dev *rcd= ev, + const struct rzg2l_cpg_info *info) +{ + unsigned int i; + int ret; + + for (i =3D 0; i < info->num_crit_resets; i++) { + ret =3D rzg2l_cpg_deassert(rcdev, info->crit_resets[i]); + if (ret) + return ret; + } + + return 0; +} + static int rzg2l_cpg_reset(struct reset_controller_dev *rcdev, unsigned long id) { @@ -2051,6 +2075,10 @@ static int __init rzg2l_cpg_probe(struct platform_de= vice *pdev) if (error) return error; =20 + error =3D rzg2l_cpg_deassert_crit_resets(&priv->rcdev, info); + if (error) + return error; + debugfs_create_file("mstop", 0444, NULL, priv, &rzg2l_mod_clock_mstop_fop= s); return 0; } @@ -2058,6 +2086,11 @@ static int __init rzg2l_cpg_probe(struct platform_de= vice *pdev) static int rzg2l_cpg_resume(struct device *dev) { struct rzg2l_cpg_priv *priv =3D dev_get_drvdata(dev); + int ret; + + ret =3D rzg2l_cpg_deassert_crit_resets(&priv->rcdev, priv->info); + if (ret) + return ret; =20 rzg2l_mod_clock_init_mstop(priv); =20 diff --git a/drivers/clk/renesas/rzg2l-cpg.h b/drivers/clk/renesas/rzg2l-cp= g.h index 55e815be16c8..af0a003d93f7 100644 --- a/drivers/clk/renesas/rzg2l-cpg.h +++ b/drivers/clk/renesas/rzg2l-cpg.h @@ -276,6 +276,9 @@ struct rzg2l_reset { * @crit_mod_clks: Array with Module Clock IDs of critical clocks that * should not be disabled without a knowledgeable driver * @num_crit_mod_clks: Number of entries in crit_mod_clks[] + * @crit_resets: Array with Reset IDs of critical resets that should not be + * asserted without a knowledgeable driver + * @num_crit_resets: Number of entries in crit_resets[] * @has_clk_mon_regs: Flag indicating whether the SoC has CLK_MON registers */ struct rzg2l_cpg_info { @@ -302,6 +305,10 @@ struct rzg2l_cpg_info { const unsigned int *crit_mod_clks; unsigned int num_crit_mod_clks; =20 + /* Critical Resets that should not be asserted */ + const unsigned int *crit_resets; + unsigned int num_crit_resets; + bool has_clk_mon_regs; }; =20 --=20 2.43.0 From nobody Mon Apr 6 21:35:45 2026 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E032934A3CD for ; Tue, 17 Mar 2026 19:56:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777420; cv=none; b=LZkOOc3ZFQCAxbXGFM2TPSBIzucoCNCqtIf4YKpbcfHKAOOStCasXJL9h9+U/4EHr1cZ3DrIlDvX0fbb/MI0oSAHRN2QccLhRotcC4CRhcOJbQYQOvm1mWcPkKgFvMzRvGm1CwYWAHzlFVYZoFLILJxk4H/W9EF1nVwt/YaQKCM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777420; c=relaxed/simple; bh=rvcl8x70hBsjnab9fTtTkQT29M7rkPtwI3LOdVMcKIw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Wh2RGQl+dg7lVRyJRRsvk/OJWWc4zbvzDUDtIuIyU1E8v1YL5iYru46mkcxoukT9vR8qhOMb5OZDyBvfw0G5OndVpincRH5sJYk9JdeVa4xBOdSHK0SOxIx4jB7UslcYn400yZg2T80dd7sD4FCpevt63iJLl2YH3HXuPA3E/uE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SoxfTzpy; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SoxfTzpy" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-43b40fb7f95so2599007f8f.3 for ; Tue, 17 Mar 2026 12:56:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773777417; x=1774382217; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jeK06cR2Nyk++6NOuplshRyefztocvFnw4c5j63Tkko=; b=SoxfTzpyzvtlrrrKeHEXxpEkya5UaltApG27Fn+p7oI5sF7A811z8ACxpdOm0Y7q80 t2xyyXNkWeAa8TNK1zqYrJBt8z2JQLMlYyCQ8KXu6FgucGNtvqOUtMp0B3CcQb3xIzcW EZE9PiWTTBcwRVwQhrlfbuqpE+3cDuthSpVQh2HJJSxlYO7+Gc9RzpbtjGdP8bcZVnfW tl8FTI/V8NjsXwtwOiVmfiJWyOMjKjNquJ3bvmB60zmjd500yKPheePbzvdcGEsSgELM hfQAvscuKUWbwObv1DwrFqfAdlWGO8oNtTcmIZo1cKle52Jcs/oIS1de1slrrScBk9vE 5hzA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773777417; x=1774382217; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=jeK06cR2Nyk++6NOuplshRyefztocvFnw4c5j63Tkko=; b=NZ1PTft9ZEed8nY5llQ1cqsI0e5k8L5q7AywJ4YPwi+7EH6gvfFigZmPDhqWvmzjc7 cI7gDMeYVzxDm32HIr6m0Xtxcb4lPw6qZ+V2qMC1pZEivPxOL4CvglZoZkTFSGg7SPEd Og8u/lumVTblOLf5Afj1QKDmyEM4Mezpc/3GJRWId+Mxuc5+38mNHnlzb9rH3nvq87RW i7NpFlQqSE5nytdJS/i5l16Lj4WFrVbwvenMk96sCxL2BBDWWY96w19svZeqI579LaF0 pAwKE+nDscNLrN7IA62tDdkhX1CkjamlS07AbSZ/wPGvth0xPgdniUhF1epmX6I2Yz66 Oi4A== X-Forwarded-Encrypted: i=1; AJvYcCWwtkqWLMO81OXu1gGA1Uc3HIg4GY6Cfh9YDDjHUpet6xpOCg0RaWrwap9DIs+40AJxlSN7M67KH6aOTMM=@vger.kernel.org X-Gm-Message-State: AOJu0YyhWq2qQvopVAWc+BJqfFNF4LKG2KgrNgIuDUL3eP+3abaRVkJ6 u4YfBkqU/+SRdsFIqQJgvcRM672x26muwnRwc/lOmJ1MZh/vihqk8Ozx2Z86Qw== X-Gm-Gg: ATEYQzzoG/vXItgImdaINuXhktODNiLb01CGTf90raRsmhuBsKQ+QT8JcgJE5KY/CVg VHePiR6Wj7we1ftzLCDqV2HO6byzDE18GBMQ5G5sUBQMlltgSr0CG2Pbs4IBq9rLa3aCsgJq3fy Pvzb7t2GsGRPToT/3T+SLr1Teehog3ozPsV4hVSlPE9dwhCW8P1v1HuDKEUA25cXXAfqX00Upon 3KYlp4Cwx9fpZWzOmuoPtIryvzXP1qlbUjeqHSOr4lzB/4hJkpVoi9EBU7VPzPUruqc/FSCeHL7 fOCROphRLGeAcJYvjVKYqbEHhhB5tPKDoZS7juzjj1oLkx8l08juCseV8HrbhUX7HXKdq+a/RMk 1H4lIMBLfIhO38GavCWf5aEmDWqutG+7hh0ZyD7estTMHnT+4qKI1zneTB7lulfuYu1XsQlqweG zC3tlDtcq038IgHJU7apwfAl02G3VAjjh6b1IuWV7pxJmVFAdk X-Received: by 2002:a05:6000:2403:b0:439:b991:5c07 with SMTP id ffacd0b85a97d-43b527c812amr912021f8f.40.1773777417160; Tue, 17 Mar 2026 12:56:57 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e16b:fc56:e220:9aa9]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b5189221dsm1339217f8f.23.2026.03.17.12.56.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 12:56:56 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Philipp Zabel Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v4 3/9] clk: renesas: r9a07g04{3,4}/r9a08g045-cpg: Add critical reset entries Date: Tue, 17 Mar 2026 19:56:32 +0000 Message-ID: <20260317195650.468330-4-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> References: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The RZ/G2L SoC family requires DMA resets to be deasserted for routing some peripheral interrupts to the CPU. Asserting these resets after boot would silently break interrupt delivery with no driver to restore them. Mark the DMA resets as critical by adding them to the crit_resets table in the SoC-specific rzg2l_cpg_info for r9a07g043, r9a07g044, and r9a08g045, preventing __rzg2l_cpg_assert() from asserting them and ensuring they are deasserted during probe and resume. Signed-off-by: Biju Das --- v4: * Moved this patch from [1] as it is boot-dependent [1] https://lore.kernel.org/all/20260306134228.871815-1-biju.das.jz@bp.ren= esas.com/ --- drivers/clk/renesas/r9a07g043-cpg.c | 8 ++++++++ drivers/clk/renesas/r9a07g044-cpg.c | 13 +++++++++++++ drivers/clk/renesas/r9a08g045-cpg.c | 9 +++++++++ 3 files changed, 30 insertions(+) diff --git a/drivers/clk/renesas/r9a07g043-cpg.c b/drivers/clk/renesas/r9a0= 7g043-cpg.c index 33e9a1223c72..01d741ed8dc5 100644 --- a/drivers/clk/renesas/r9a07g043-cpg.c +++ b/drivers/clk/renesas/r9a07g043-cpg.c @@ -379,6 +379,11 @@ static const unsigned int r9a07g043_crit_mod_clks[] __= initconst =3D { MOD_CLK_BASE + R9A07G043_DMAC_ACLK, }; =20 +static const unsigned int r9a07g043_critical_resets[] =3D { + R9A07G043_DMAC_ARESETN, + R9A07G043_DMAC_RST_ASYNC, +}; + #ifdef CONFIG_ARM64 static const unsigned int r9a07g043_no_pm_mod_clks[] =3D { MOD_CLK_BASE + R9A07G043_CRU_SYSCLK, @@ -420,5 +425,8 @@ const struct rzg2l_cpg_info r9a07g043_cpg_info =3D { .num_resets =3D R9A07G043_IAX45_RESETN + 1, /* Last reset ID + 1 */ #endif =20 + /* Critical Resets */ + .crit_resets =3D r9a07g043_critical_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a07g043_critical_resets), .has_clk_mon_regs =3D true, }; diff --git a/drivers/clk/renesas/r9a07g044-cpg.c b/drivers/clk/renesas/r9a0= 7g044-cpg.c index 0dd264877b9a..7f1405cab9c3 100644 --- a/drivers/clk/renesas/r9a07g044-cpg.c +++ b/drivers/clk/renesas/r9a07g044-cpg.c @@ -489,6 +489,11 @@ static const unsigned int r9a07g044_crit_mod_clks[] __= initconst =3D { MOD_CLK_BASE + R9A07G044_DMAC_ACLK, }; =20 +static const unsigned int r9a07g044_critical_resets[] =3D { + R9A07G044_DMAC_ARESETN, + R9A07G044_DMAC_RST_ASYNC, +}; + static const unsigned int r9a07g044_no_pm_mod_clks[] =3D { MOD_CLK_BASE + R9A07G044_CRU_SYSCLK, MOD_CLK_BASE + R9A07G044_CRU_VCLK, @@ -519,6 +524,10 @@ const struct rzg2l_cpg_info r9a07g044_cpg_info =3D { .resets =3D r9a07g044_resets, .num_resets =3D R9A07G044_TSU_PRESETN + 1, /* Last reset ID + 1 */ =20 + /* Critical Resets */ + .crit_resets =3D r9a07g044_critical_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a07g044_critical_resets), + .has_clk_mon_regs =3D true, }; #endif @@ -548,6 +557,10 @@ const struct rzg2l_cpg_info r9a07g054_cpg_info =3D { .resets =3D r9a07g044_resets, .num_resets =3D R9A07G054_STPAI_ARESETN + 1, /* Last reset ID + 1 */ =20 + /* Critical Resets */ + .crit_resets =3D r9a07g044_critical_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a07g044_critical_resets), + .has_clk_mon_regs =3D true, }; #endif diff --git a/drivers/clk/renesas/r9a08g045-cpg.c b/drivers/clk/renesas/r9a0= 8g045-cpg.c index 79e7b19c7882..87ee43f9fe18 100644 --- a/drivers/clk/renesas/r9a08g045-cpg.c +++ b/drivers/clk/renesas/r9a08g045-cpg.c @@ -361,6 +361,11 @@ static const unsigned int r9a08g045_crit_mod_clks[] __= initconst =3D { MOD_CLK_BASE + R9A08G045_VBAT_BCLK, }; =20 +static const unsigned int r9a08g045_critical_resets[] =3D { + R9A08G045_DMAC_ARESETN, + R9A08G045_DMAC_RST_ASYNC, +}; + static const unsigned int r9a08g045_no_pm_mod_clks[] =3D { MOD_CLK_BASE + R9A08G045_PCI_CLKL1PM, }; @@ -389,5 +394,9 @@ const struct rzg2l_cpg_info r9a08g045_cpg_info =3D { .resets =3D r9a08g045_resets, .num_resets =3D R9A08G045_VBAT_BRESETN + 1, /* Last reset ID + 1 */ =20 + /* Critical Resets */ + .crit_resets =3D r9a08g045_critical_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a08g045_critical_resets), + .has_clk_mon_regs =3D true, }; --=20 2.43.0 From nobody Mon Apr 6 21:35:45 2026 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0A8D1346A19 for ; Tue, 17 Mar 2026 19:56:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777421; cv=none; b=hj2eNMvadGjpozZmCDEx+2XR/9PdrLg+A1p9oD+ZCvts8l9d4VKQeqtrdIa0GrB0vtf7a0PQtbUN8h2Ckaoz5amjSBmuhQ3L1QFYpdkycwfreEH6IeBu36kyxk0JP2hWeFW9BWh1jTucVv5d5jou67iu/RZhvBk3zNgbcSQT7hI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777421; c=relaxed/simple; bh=/pfeBRZlSAeIZP2jyTAgG02IfuvKN3sK7yiMk55tNm0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ksfV2xM6j42nPQsJ2pe3ErR+MKiEvGt3QRVR/taCKIRV1u3mz6suIB06ScqAax4200S1JWmkEf9q8E8mXDS64kSdaNhHWdGFv9qM0qL2VQZy+gGuz0lvnbL0kKR6IK6A48DuwUUdt1PbRloR/6jH303cqwWG47XmcVtq7U8W/WI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=CuAnWhYv; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="CuAnWhYv" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-43b4915161fso1673327f8f.2 for ; Tue, 17 Mar 2026 12:56:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773777418; x=1774382218; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qy4MN32IlylccBxs69pXyCRPQ6AWrwsSuWmABVQKBWQ=; b=CuAnWhYvpc5/KS4Veot31dAxGCS3Ok4Coi0J7DrJZ0o4HoG2BjYX/33PIhg+O/J5mu 0UhCeOwndahi5EmL+UhGb5DHPixOV5XE+IkG4cnYTO7yrwAoOAsOz2fofkzw2L1t8mMa FTSDlnUtCm5dd7Nk+DRSEIZeYA5K9pOHwLLRg3nkehaDwZaYbZxndjxwCby6qKmqTLQk Mhcz93BXN4wXPs3GAh1kZFfdDTZrpRe86fUq1qYLCxJL7vx7rc/ZJ9XCQ0CGZHteAxRP mOhCF/QKwFCGBt52Azj3fGPAAET5alIMe7oAMqB/T8vx3qdA54J2jw/IyG3VKV6e/V6+ 8jZw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773777418; x=1774382218; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=qy4MN32IlylccBxs69pXyCRPQ6AWrwsSuWmABVQKBWQ=; b=r9zzMnXFlYinJpfmVA8ydSUySvZYWHMpZzHqAtQsla6om+S1Xw25xUM2kwGAJBkAfj VFGqIMGdbr2xL64F9mwW9Vk3c+5pWGTGmxKa3mBAGZuE2oFCTeapF9G9t97ZLe8npW2e QLuB2NPLirfWAnZiri5Rg60BKdY1oT+BLujtFvRmC7AeVHRhEajRcyJT+Gcxb76nPgoC ZVhpdWA4DvvQ6Ej/AstmQLim+PEih1mOcmFCW5H3YkLdfFQE/tTtUnTcWhGq+jtcD0iI XZoGX75JLfABzMQMTgme12B/XbO2PloTKFfD1rtUEmgibiUzZ5ZOU2xyGPjwxwi2B6Wu IN9w== X-Forwarded-Encrypted: i=1; AJvYcCVv4ZwRsiLyFp5bDTW3b5jFt5bGr4pDDR3oAAL8vY6YsdTMALmmWNqTTKK5480+aVg1T/OYJpEd5du/NNY=@vger.kernel.org X-Gm-Message-State: AOJu0YxyLkY3cdINURt/NrgZu5VZAA5fiVLfmrA+E82J4kuPRqa9W/FB PVg7FvKmbuV+6TP5133UBezAEq0LHvzRauHzQQ1S86AA2zCIPe2HzABs X-Gm-Gg: ATEYQzy0FyFQK6ygl6VnnNS+xMKWejE3aDi94E5d5BHmmP34Y261A+PomaS8deGgzGp elQS0OZ3ul2Uep6IDzIp4g9zBa7Ms6RD3ea/NCFP/sHtBLnkvac0lcFdsZDzq61eKTA4RaxmMhe f819k+WRhSj82vWt1OzA6iE2CLEqbSZsvv+6PHuTq6PT+xyJnV6muWkzkbGupfSIM8kiDWW2qq6 OkzJgdeTbu6RDAINCiufw0FIgCSMJBzWbmzDu8/CxigmZa/vXA+s5cgrAkrHRr6ubuY4tLVzwVi iH+h5afZGD0+M8qnbgHUDpuleFXCS5aMxo9Cx885yc7wZ58EmKdTfiYKv45VxE6UfYUcu1qMoGz y4TB4fMD2VluzAkIWecd0Uu2EkMdmk8osznP861RxGNWLDJ+8zA0qrZffGA1+VVdo5n4nm1CyHQ vQG489pl9W+1x5w3U8sqLMnIi7/jnqKDSbXqSruI7pFrhEVukj X-Received: by 2002:a05:6000:608:b0:43b:4489:d450 with SMTP id ffacd0b85a97d-43b527c52famr974355f8f.30.1773777418084; Tue, 17 Mar 2026 12:56:58 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e16b:fc56:e220:9aa9]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b5189221dsm1339217f8f.23.2026.03.17.12.56.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 12:56:57 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Magnus Damm Cc: Biju Das , linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v4 4/9] clk: renesas: rzg2l-cpg: Re-enable critical module clocks during resume Date: Tue, 17 Mar 2026 19:56:33 +0000 Message-ID: <20260317195650.468330-5-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> References: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das After a suspend/resume cycle, critical module clocks may be left disabled as the hardware state is not automatically restored. Unlike regular clocks which are re-enabled by their respective drivers, critical clocks (CLK_IS_CRITICAL) have no owning driver to restore them, so the CPG driver must take responsibility for re-enabling them on resume. Introduce struct rzg2l_crit_clk_hw to track critical module clock hardware entries in a singly-linked list anchored at crit_clk_hw_head in rzg2l_cpg_priv. Populate the list during module clock registration by checking for the CLK_IS_CRITICAL flag after clk_hw_register() succeeds. On resume, walk the list and re-enable any critical module clock that is found to be disabled, before deasserting critical resets, ensuring the correct clock-before-reset restore ordering. Signed-off-by: Biju Das --- v4: * Moved this patch from [1] as it is boot-dependent [1] https://lore.kernel.org/all/20260306134228.871815-1-biju.das.jz@bp.ren= esas.com/ --- drivers/clk/renesas/rzg2l-cpg.c | 41 +++++++++++++++++++++++++++++++++ 1 file changed, 41 insertions(+) diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index 8165c163143a..c2d31b93f62b 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -130,6 +130,12 @@ struct div_hw_data { u32 width; }; =20 +/* Critical clk list */ +struct rzg2l_crit_clk_hw { + struct clk_hw *hw; + struct rzg2l_crit_clk_hw *next; +}; + #define to_div_hw_data(_hw) container_of(_hw, struct div_hw_data, hw_data) =20 struct rzg2l_pll5_param { @@ -168,6 +174,7 @@ struct rzg2l_pll5_mux_dsi_div_param { * @info: Pointer to platform data * @genpd: PM domain * @mux_dsi_div_params: pll5 mux and dsi div parameters + * @crit_clk_hw_head: Head of the linked list critical clk entries */ struct rzg2l_cpg_priv { struct reset_controller_dev rcdev; @@ -186,8 +193,26 @@ struct rzg2l_cpg_priv { struct generic_pm_domain genpd; =20 struct rzg2l_pll5_mux_dsi_div_param mux_dsi_div_params; + + struct rzg2l_crit_clk_hw *crit_clk_hw_head; }; =20 +static int rzg2l_cpg_add_crit_clk_hw_entry(struct rzg2l_cpg_priv *priv, + struct clk_hw *hw) +{ + struct rzg2l_crit_clk_hw *node; + + node =3D devm_kzalloc(priv->dev, sizeof(*node), GFP_KERNEL); + if (!node) + return -ENOMEM; + + node->hw =3D hw; + node->next =3D priv->crit_clk_hw_head; + priv->crit_clk_hw_head =3D node; + + return 0; +} + static inline u8 rzg2l_cpg_div_ab(u8 a, u8 b) { return (b + 1) << a; @@ -1737,6 +1762,13 @@ rzg2l_cpg_register_mod_clk(const struct rzg2l_mod_cl= k *mod, goto fail; } =20 + if (init.flags & CLK_IS_CRITICAL) { + if (rzg2l_cpg_add_crit_clk_hw_entry(priv, &clock->hw)) { + clk =3D ERR_PTR(-ENOMEM); + goto fail; + } + } + clk =3D clock->hw.clk; dev_dbg(dev, "Module clock %pC at %lu Hz\n", clk, clk_get_rate(clk)); priv->clks[id] =3D clk; @@ -2086,8 +2118,17 @@ static int __init rzg2l_cpg_probe(struct platform_de= vice *pdev) static int rzg2l_cpg_resume(struct device *dev) { struct rzg2l_cpg_priv *priv =3D dev_get_drvdata(dev); + struct rzg2l_crit_clk_hw *node; int ret; =20 + for (node =3D priv->crit_clk_hw_head; node; node =3D node->next) { + if (!rzg2l_mod_clock_is_enabled(node->hw)) { + ret =3D rzg2l_mod_clock_endisable(node->hw, true); + if (ret) + return ret; + } + } + ret =3D rzg2l_cpg_deassert_crit_resets(&priv->rcdev, priv->info); if (ret) return ret; --=20 2.43.0 From nobody Mon Apr 6 21:35:45 2026 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C9F9F358384 for ; Tue, 17 Mar 2026 19:57:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777422; cv=none; b=nhtosqHFxDLoGrJmXGMIyFY6XAvSbAEgfxfA3kX1mRORYWPtQzbBNkajyx9qC3DnGIDmzIemRlRrkNinwmPTwcG0xhK5z60f8tXCsmmDkPieB1kyWvKy87YTi8P0in+mHRR96vnIgnpHqLcwDIGAsw0HxkLnkXldRufxcjf8XAk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777422; c=relaxed/simple; bh=XstAG9JcIpHVuJ3CxWCI9LPe3SUBo0gnlWANq4vT4KY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=BsOLimk1Sq09TTHdV1ZoGhq4XAJWn7ou87zU2661sT7ADk9cb6vOXrZWeb6Anuz/g27wb2TLqt+KauAKt0MTf9l8pfVZk3HZKbZtaWiaNA5gR9DZSLvMbroEjVkvgn9e+nRWc0J6VEa3bqisiqnLXoFaCVYuszJWCgxvZCnP1m8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=QuHjByW+; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="QuHjByW+" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-43b4f48c47cso781170f8f.0 for ; Tue, 17 Mar 2026 12:57:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773777419; x=1774382219; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=AgVL5zSL+LKHL6L/J0FmPuhD0VD4xEblVX9XJ0lM5+o=; b=QuHjByW+JgnxiqT1ny4Pq0eRtGPgKdIqPZFcYHJaVoPVzicNem4POnMdHqW9hwr4eb V15Nk3cdz7CGkNSL2NFEc5XMM5TLCylPNN933TXn9U88/ca5TDr+w1AImn9E9csskcXt vew5MV26xZVTW+6Qz/QD2hOkNtH+1lKRaT6M+j+Z9wn9iE04BLBgGVbUdUunku1Q1dAv btpW9PB4txafBSZeHzqC25gyId7MhWO8lXE88bAO7sSRSkLRl1Pd8pj1lh2GdfAvB427 jEaNTFeuXZy6aOqvCuefmBWXmbSzGgiUdWHLWX/IV+B/0mH9x7fsCzxZN+l1MudOJsLl ODMw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773777419; x=1774382219; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=AgVL5zSL+LKHL6L/J0FmPuhD0VD4xEblVX9XJ0lM5+o=; b=UJx0B+2Lo6lCaKBR/wLE/4Ys22hPNLSYlPGM1LcsO7LRvYJ80KyCBj0PuOU/ZD5Agw staorl1lFxhqJkyY6px0bW4Og7TkRdsQ5UGNVA1RrT0z9YB+fxbaVLielSqmK0VEBhQZ h2GaqUt1mUj6ZEUK02DZboMsDXRQOxqua62zhheV/poI/MqlBcr9xzQmh4vw5LX3D4VV 90+QqZuEH9PC6ieZtZPnm7RCvgbCnJnjYMFrwkV78Q/1SS4VBqFa0kwDKcmQzkGX2egn dka8Df7CSOAZ1iViN1PZHPfHzkwD+G9DyOjFy9Fgc0X4+vggQRaijhzbGWO82vFn3ZXZ XYIg== X-Forwarded-Encrypted: i=1; AJvYcCUtRd0otPogngyBB/hGVepaQnrPSH/0HUxnN4VP6WFYhmDWX0Km3Jpb2paASqTiIy5dAIXels3tTCsuBdg=@vger.kernel.org X-Gm-Message-State: AOJu0YzFCfFBuNyu72Tbew9KasL3F17u6gRoWo5rYXBw/wQiMNNHykOx de1rNALnN39BYJY3Pl9h87zujT2lARJW9H3CmKG2irKGmt3MANqHEy0Z X-Gm-Gg: ATEYQzxK4O3LqT6agNXzkE7ouyCQIgVEIk/P+jb7hlrj9mdRLjYBuC/LefjRnKvgEPH Ibh1HH8nlLY7cBLbW9g6ic45AN+XCB9IIQNBszBYfo3ylJHo9XHSCXWsHecHJQ83rjzfSHISj5Q CH63Im2IfFzCV3qcUuiVtYCoGtT61KDT7SP/Fww7haEo/syPOOI74FYRuM3hmFLlBNbqmXeDGKn JJZTyOXjl6kDGnGEAQ4S091ilLdhHju42ZoUvffOr7p7R9vU3vHpSkPWeM0P00D/T571Yt/8M/d Qd1Hy/yVoFgSOx+MLTH34BAlBGWIAMSn8njOFE86IA1lXAUXlqx3I+HquDDk3E2O5v9B6+Ogdpi wlLyWTQGnU5DznB111tEjX4H8hQpbekojyiMwVsnhfDxjX0lU0Xguy/hjeJybePDJXghvpv85Kv ILfGg8vb+dm2zIcn+Z3H7UP8jJfjE6h6H3HqNGm82Ptf8ApQsh X-Received: by 2002:a5d:5d13:0:b0:43b:509c:51fe with SMTP id ffacd0b85a97d-43b527a9e13mr937458f8f.13.1773777418984; Tue, 17 Mar 2026 12:56:58 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e16b:fc56:e220:9aa9]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b5189221dsm1339217f8f.23.2026.03.17.12.56.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 12:56:58 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Magnus Damm Cc: Biju Das , linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v4 5/9] clk: renesas: Add support for RZ/G3L SoC Date: Tue, 17 Mar 2026 19:56:34 +0000 Message-ID: <20260317195650.468330-6-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> References: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The clock structure for RZ/G3L is almost identical to that of the RZ/G3S SoC with more IP blocks such as LCDC, CRU, LVDS, and GPU. Add minimal clock and reset entries required to boot the system on Renesas RZ/G3L SMARC EVK and bind it with the RZ/G2L CPG core driver. Signed-off-by: Biju Das --- v3->v4: * Updated commit description * Updated LAST_DT_CORE_CLK with R9A08G046_USB_SCLK * Fixed typo 2->8 in dtable_4_128[]. * Added critical reset table r9a08g046_critical_resets[] * Updated num_resets * Added crit_resets and num_crit_resets to r9a08g046_cpg_info. v2->v3: * No change. v1->v2: * Added CLK_ETH{0,1}_TXC_TX_CLK_IN and CLK_ETH{0,1}_RXC_RX_CLK_IN clocks. * Dropped R9A08G046_IA55_PCLK from critical clock list. --- drivers/clk/renesas/Kconfig | 7 +- drivers/clk/renesas/Makefile | 1 + drivers/clk/renesas/r9a08g046-cpg.c | 153 ++++++++++++++++++++++++++++ drivers/clk/renesas/rzg2l-cpg.c | 6 ++ drivers/clk/renesas/rzg2l-cpg.h | 1 + 5 files changed, 167 insertions(+), 1 deletion(-) create mode 100644 drivers/clk/renesas/r9a08g046-cpg.c diff --git a/drivers/clk/renesas/Kconfig b/drivers/clk/renesas/Kconfig index 6a5a04664990..0203ecbb3882 100644 --- a/drivers/clk/renesas/Kconfig +++ b/drivers/clk/renesas/Kconfig @@ -39,6 +39,7 @@ config CLK_RENESAS select CLK_R9A07G044 if ARCH_R9A07G044 select CLK_R9A07G054 if ARCH_R9A07G054 select CLK_R9A08G045 if ARCH_R9A08G045 + select CLK_R9A08G046 if ARCH_R9A08G046 select CLK_R9A09G011 if ARCH_R9A09G011 select CLK_R9A09G047 if ARCH_R9A09G047 select CLK_R9A09G056 if ARCH_R9A09G056 @@ -194,6 +195,10 @@ config CLK_R9A08G045 bool "RZ/G3S clock support" if COMPILE_TEST select CLK_RZG2L =20 +config CLK_R9A08G046 + bool "RZ/G3L clock support" if COMPILE_TEST + select CLK_RZG2L + config CLK_R9A09G011 bool "RZ/V2M clock support" if COMPILE_TEST select CLK_RZG2L @@ -250,7 +255,7 @@ config CLK_RCAR_USB2_CLOCK_SEL This is a driver for R-Car USB2 clock selector =20 config CLK_RZG2L - bool "RZ/{G2L,G2UL,G3S,V2L} family clock support" if COMPILE_TEST + bool "RZ/{G2{L,UL},G3{S,L},V2L} family clock support" if COMPILE_TEST select RESET_CONTROLLER =20 config CLK_RZV2H diff --git a/drivers/clk/renesas/Makefile b/drivers/clk/renesas/Makefile index d28eb276a153..bd2bed91ab29 100644 --- a/drivers/clk/renesas/Makefile +++ b/drivers/clk/renesas/Makefile @@ -36,6 +36,7 @@ obj-$(CONFIG_CLK_R9A07G043) +=3D r9a07g043-cpg.o obj-$(CONFIG_CLK_R9A07G044) +=3D r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A07G054) +=3D r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A08G045) +=3D r9a08g045-cpg.o +obj-$(CONFIG_CLK_R9A08G046) +=3D r9a08g046-cpg.o obj-$(CONFIG_CLK_R9A09G011) +=3D r9a09g011-cpg.o obj-$(CONFIG_CLK_R9A09G047) +=3D r9a09g047-cpg.o obj-$(CONFIG_CLK_R9A09G056) +=3D r9a09g056-cpg.o diff --git a/drivers/clk/renesas/r9a08g046-cpg.c b/drivers/clk/renesas/r9a0= 8g046-cpg.c new file mode 100644 index 000000000000..38a5204ab904 --- /dev/null +++ b/drivers/clk/renesas/r9a08g046-cpg.c @@ -0,0 +1,153 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * RZ/G3L CPG driver + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include +#include +#include + +#include + +#include "rzg2l-cpg.h" + +/* RZ/G3L Specific registers. */ +#define G3L_CPG_PL2_DDIV (0x204) +#define G3L_CPG_PL3_DDIV (0x208) +#define G3L_CLKDIVSTATUS (0x280) + +/* RZ/G3L Specific division configuration. */ +#define G3L_DIVPL2A DDIV_PACK(G3L_CPG_PL2_DDIV, 0, 2) +#define G3L_DIVPL2B DDIV_PACK(G3L_CPG_PL2_DDIV, 4, 2) +#define G3L_DIVPL3A DDIV_PACK(G3L_CPG_PL3_DDIV, 0, 2) + +/* RZ/G3L Clock status configuration. */ +#define G3L_DIVPL2A_STS DDIV_PACK(G3L_CLKDIVSTATUS, 4, 1) +#define G3L_DIVPL2B_STS DDIV_PACK(G3L_CLKDIVSTATUS, 5, 1) +#define G3L_DIVPL3A_STS DDIV_PACK(G3L_CLKDIVSTATUS, 8, 1) + +enum clk_ids { + /* Core Clock Outputs exported to DT */ + LAST_DT_CORE_CLK =3D R9A08G046_USB_SCLK, + + /* External Input Clocks */ + CLK_EXTAL, + CLK_ETH0_TXC_TX_CLK_IN, + CLK_ETH0_RXC_RX_CLK_IN, + CLK_ETH1_TXC_TX_CLK_IN, + CLK_ETH1_RXC_RX_CLK_IN, + + /* Internal Core Clocks */ + CLK_PLL2, + CLK_PLL2_DIV2, + CLK_PLL3, + CLK_PLL3_DIV2, + + /* Module Clocks */ + MOD_CLK_BASE, +}; + +/* Divider tables */ +static const struct clk_div_table dtable_4_128[] =3D { + { 0, 4 }, + { 1, 8 }, + { 2, 16 }, + { 3, 128 }, + { 0, 0 }, +}; + +static const struct clk_div_table dtable_8_256[] =3D { + { 0, 8 }, + { 1, 16 }, + { 2, 32 }, + { 3, 256 }, + { 0, 0 }, +}; + +static const struct cpg_core_clk r9a08g046_core_clks[] __initconst =3D { + /* External Clock Inputs */ + DEF_INPUT("extal", CLK_EXTAL), + DEF_INPUT("eth0_txc_tx_clk", CLK_ETH0_TXC_TX_CLK_IN), + DEF_INPUT("eth0_rxc_rx_clk", CLK_ETH0_RXC_RX_CLK_IN), + DEF_INPUT("eth1_txc_tx_clk", CLK_ETH1_TXC_TX_CLK_IN), + DEF_INPUT("eth1_rxc_rx_clk", CLK_ETH1_RXC_RX_CLK_IN), + + /* Internal Core Clocks */ + DEF_FIXED(".pll2", CLK_PLL2, CLK_EXTAL, 200, 3), + DEF_FIXED(".pll3", CLK_PLL3, CLK_EXTAL, 200, 3), + DEF_FIXED(".pll2_div2", CLK_PLL2_DIV2, CLK_PLL2, 1, 2), + DEF_FIXED(".pll3_div2", CLK_PLL3_DIV2, CLK_PLL3, 1, 2), + + /* Core output clk */ + DEF_G3S_DIV("P0", R9A08G046_CLK_P0, CLK_PLL2_DIV2, G3L_DIVPL2B, G3L_DIVPL= 2B_STS, + dtable_8_256, 0, 0, 0, NULL), + DEF_G3S_DIV("P1", R9A08G046_CLK_P1, CLK_PLL3_DIV2, G3L_DIVPL3A, G3L_DIVPL= 3A_STS, + dtable_4_128, 0, 0, 0, NULL), + DEF_G3S_DIV("P3", R9A08G046_CLK_P3, CLK_PLL2_DIV2, G3L_DIVPL2A, G3L_DIVPL= 2A_STS, + dtable_4_128, 0, 0, 0, NULL), +}; + +static const struct rzg2l_mod_clk r9a08g046_mod_clks[] =3D { + DEF_MOD("gic_gicclk", R9A08G046_GIC600_GICCLK, R9A08G046_CLK_P1, 0x514, = 0, + MSTOP(BUS_PERI_COM, BIT(12))), + DEF_MOD("ia55_pclk", R9A08G046_IA55_PCLK, R9A08G046_CLK_P0, 0x518, 0, + MSTOP(BUS_PERI_CPU, BIT(13))), + DEF_MOD("ia55_clk", R9A08G046_IA55_CLK, R9A08G046_CLK_P1, 0x518, 1, + MSTOP(BUS_PERI_CPU, BIT(13))), + DEF_MOD("dmac_aclk", R9A08G046_DMAC_ACLK, R9A08G046_CLK_P3, 0x52c, 0, + MSTOP(BUS_REG1, BIT(2))), + DEF_MOD("dmac_pclk", R9A08G046_DMAC_PCLK, R9A08G046_CLK_P3, 0x52c, 1, + MSTOP(BUS_REG1, BIT(3))), + DEF_MOD("scif0_clk_pck", R9A08G046_SCIF0_CLK_PCK, R9A08G046_CLK_P0, 0x584= , 0, + MSTOP(BUS_MCPU2, BIT(1))), +}; + +static const struct rzg2l_reset r9a08g046_resets[] =3D { + DEF_RST(R9A08G046_GIC600_GICRESET_N, 0x814, 0), + DEF_RST(R9A08G046_GIC600_DBG_GICRESET_N, 0x814, 1), + DEF_RST(R9A08G046_IA55_RESETN, 0x818, 0), + DEF_RST(R9A08G046_DMAC_ARESETN, 0x82c, 0), + DEF_RST(R9A08G046_DMAC_RST_ASYNC, 0x82c, 1), + DEF_RST(R9A08G046_SCIF0_RST_SYSTEM_N, 0x884, 0), +}; + +static const unsigned int r9a08g046_crit_mod_clks[] __initconst =3D { + MOD_CLK_BASE + R9A08G046_GIC600_GICCLK, + MOD_CLK_BASE + R9A08G046_IA55_CLK, + MOD_CLK_BASE + R9A08G046_DMAC_ACLK, +}; + +static const unsigned int r9a08g046_critical_resets[] =3D { + R9A08G046_DMAC_ARESETN, + R9A08G046_DMAC_RST_ASYNC, +}; + +const struct rzg2l_cpg_info r9a08g046_cpg_info =3D { + /* Core Clocks */ + .core_clks =3D r9a08g046_core_clks, + .num_core_clks =3D ARRAY_SIZE(r9a08g046_core_clks), + .last_dt_core_clk =3D LAST_DT_CORE_CLK, + .num_total_core_clks =3D MOD_CLK_BASE, + + /* Critical Module Clocks */ + .crit_mod_clks =3D r9a08g046_crit_mod_clks, + .num_crit_mod_clks =3D ARRAY_SIZE(r9a08g046_crit_mod_clks), + + /* Module Clocks */ + .mod_clks =3D r9a08g046_mod_clks, + .num_mod_clks =3D ARRAY_SIZE(r9a08g046_mod_clks), + .num_hw_mod_clks =3D R9A08G046_BSC_X_BCK_BSC + 1, + + /* Resets */ + .resets =3D r9a08g046_resets, + .num_resets =3D R9A08G046_BSC_X_PRESET_BSC + 1, /* Last reset ID + 1 */ + + /* Critical Resets */ + .crit_resets =3D r9a08g046_critical_resets, + .num_crit_resets =3D ARRAY_SIZE(r9a08g046_critical_resets), + + .has_clk_mon_regs =3D true, +}; diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cp= g.c index c2d31b93f62b..3baadb14567d 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -2167,6 +2167,12 @@ static const struct of_device_id rzg2l_cpg_match[] = =3D { .data =3D &r9a08g045_cpg_info, }, #endif +#ifdef CONFIG_CLK_R9A08G046 + { + .compatible =3D "renesas,r9a08g046-cpg", + .data =3D &r9a08g046_cpg_info, + }, +#endif #ifdef CONFIG_CLK_R9A09G011 { .compatible =3D "renesas,r9a09g011-cpg", diff --git a/drivers/clk/renesas/rzg2l-cpg.h b/drivers/clk/renesas/rzg2l-cp= g.h index af0a003d93f7..10baf9e71a6e 100644 --- a/drivers/clk/renesas/rzg2l-cpg.h +++ b/drivers/clk/renesas/rzg2l-cpg.h @@ -316,6 +316,7 @@ extern const struct rzg2l_cpg_info r9a07g043_cpg_info; extern const struct rzg2l_cpg_info r9a07g044_cpg_info; extern const struct rzg2l_cpg_info r9a07g054_cpg_info; extern const struct rzg2l_cpg_info r9a08g045_cpg_info; +extern const struct rzg2l_cpg_info r9a08g046_cpg_info; extern const struct rzg2l_cpg_info r9a09g011_cpg_info; =20 int rzg2l_cpg_sd_clk_mux_notifier(struct notifier_block *nb, unsigned long= event, void *data); --=20 2.43.0 From nobody Mon Apr 6 21:35:45 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D801836C0AC for ; Tue, 17 Mar 2026 19:57:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777423; cv=none; b=QsvvxpW16EFxNrZzMtcQe5WwNZdJuVCgarzSxg8yrpqxYqH51tNJ0wkncyQbFG5qw50/COiw1guC8mRKEkq/lHkvFJf8Nq99xR+mIH4bgZF27G73RgKDbTE7yDTGBw2N3j67pf25kDN2NLrjybV3lYdI58qLnQv1iCLQ794oc0U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777423; c=relaxed/simple; bh=9XmBIIIhjI47Oa0whEYZccbVPBTLiTSqqL+eIqLztfc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=bj4/cY1yvkz+PjAbyxlHnz9FqzJx5eRmxFXuJd/p0+1uR/7iKxMvg99eEPpfgrVMnq12a8VRR7NcUMwJETNyHz6tXqix5t72x1hf3Pxbhs771QHmrzs4DE6Ey5um19LsY35nb4FFrEf51PsS+Le57Gg5zXMVTGn4GBKec//LjSQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=luAmDuvd; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="luAmDuvd" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-48374014a77so67454905e9.3 for ; Tue, 17 Mar 2026 12:57:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773777420; x=1774382220; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=igKxPucMBII03kRQli7/XWAkz4QBTsK13FNQqLBFH5w=; b=luAmDuvd1wgxpdDI3FU5idJa04+rVKbBS1aWJzuQzxwMYNKCVMeZTvaeujB2vdGu5s TljpftRhvPVPYlhljdAS6na/gKsiLs87fuWLtiixXl6IrCmhhiQK1/ChaPphTSuHMxii d7oGWw9bc5qw95lJSnlkVSzark2O8EdWtFoezbJ2z8rMCurzhIjfZpz1T4gCbyqV9JYx 02k7jLvP7ejh7DOPW+VVkgO0/Wb3X/vI7dBBDKq6DHVEcnqg+DTllFbGE9ihGiMcsD4q o209MSzP0SthCF1TAJALGee1GrOb5jSs/VPh4UjJCB3/gKk6SP9n96cXqrymvkXyzHqj mRTw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773777420; x=1774382220; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=igKxPucMBII03kRQli7/XWAkz4QBTsK13FNQqLBFH5w=; b=DusuFQFH7sgDe33OHn+dGGh+4Hx7gnotHc6qP0+fEkkz2sWsftnWrG4k86Hb8NY/E5 rekc2Jc21sOmTGe5RmlaU7Mdhl3oavONrRj79k1ZfpwfsraFXJkUphL+RNBY0htG7R1j vDcBBHLcdMKoSeOgiUE3pvSi7NWTOCG89K401gAMKgC0HffP1y5+Q/3xwyHI8cOnfWTq 9zklGITdBVNG2gX2aW5k9sppRcf8saJoivOrTtUHToYjBbvkwwtn+hpx6t1ITMAPik4c AQhFB9kcXIxe7Y36uyTpkh5mM5lRK+xgXw4OdRwRXEy9LiJ3OAHlV9MujdPiCXQkIN30 Xsvg== X-Forwarded-Encrypted: i=1; AJvYcCXnnkh91NmCaqVbHVOT0bsbgMPsiCBfWwB/DBGXpY1AlDlw0yMSAkjDXAm8iuZOQ5S/KAX7bjAvg1Va7yw=@vger.kernel.org X-Gm-Message-State: AOJu0Ywp6mxwBqZUan9TtMRIZLelfqaFV04zUplC7zKMxzkZI/zV8DBa O4zFXIE8PhjRfX42TqHAj2SVmF6LxrI8cRyiUCVrbImsfaOYX6L0bfbq60739A== X-Gm-Gg: ATEYQzwy+7ow94C9wlVolH94pq8foCOJAAEe1uKV0O2GONyuHThxcz+z8C9zmyI/pOU usAEn2u/Y+edhSi6jwp20GwVGVxV/VmCWF2kxoHIdmQTTbMEMjCr1sVGptagR0coI+Nj0/UUqKU KeUwFOf2ZVrvY/oSPHBxDun+kn5s6OWeF+fHik8xbMD2Cvvq+PpG+XdKEEOllu+ss69beUrcHsA f6+vUzPiV9ksFmXyyQIgF7o7DVTFES8g5SjY/OG2ScAZsi9a1FkCVZXvjJHA1DahQQO7kWqM9su hnnL3bY6U/WMav1raKYjCKofLs/3LjotS/m00UjZO+JSeW6Bi99/Ood9qemX4mnzV25vx7E5Pep zsRQ/t9OAahB27h6QVBw5ArGCxtpHtYAtd1ds9r0a+oZYS1jmgQVSmpqaukJz6tjDtuFYAQiW+P qXHabCKhLl3XAgim8nwhx/FfZa0+D380zHYTAKNeyaeLTcbSQH X-Received: by 2002:a05:600c:310d:b0:485:35a4:939f with SMTP id 5b1f17b1804b1-486f447981emr14323805e9.28.1773777419920; Tue, 17 Mar 2026 12:56:59 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e16b:fc56:e220:9aa9]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b5189221dsm1339217f8f.23.2026.03.17.12.56.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 12:56:59 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v4 6/9] arm64: dts: renesas: Add initial DTSI for RZ/G3L SoC Date: Tue, 17 Mar 2026 19:56:35 +0000 Message-ID: <20260317195650.468330-7-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> References: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add the initial DTSI for the RZ/G3L SoC. The files in this commit have the following meaning: - r9a08g046.dtsi: RZ/G3L family SoC common parts - r9a08g046l48.dtsi: RZ/G3L R9A08G046L48 SoC-specific parts Add placeholders to reuse the code for the Renesas SMARC II carrier board. Signed-off-by: Biju Das --- v3->v4: * Fixed typo R0A08G046L->R9A08G046L in commit description * Dropped R9A08G046L46 from commit description * Dropped unused audio_clk{1,2} andcan_clk device nodes * Reordered i2c device node and updated reg entries by using lower-case hexadecimal number * Added placeholder in pinctrl node * Dropped unused DMAC device node * Added pcie node with placeholder v2->v3: * No change. v1->v2: * Added external clocks eth{0,1}_txc_tx_clk and eth{0,1}_rxc_rx_clk as it needed for cpg as it is a clock source for mux. * Updated cpg node --- arch/arm64/boot/dts/renesas/r9a08g046.dtsi | 215 ++++++++++++++++++ arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi | 13 ++ 2 files changed, 228 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi diff --git a/arch/arm64/boot/dts/renesas/r9a08g046.dtsi b/arch/arm64/boot/d= ts/renesas/r9a08g046.dtsi new file mode 100644 index 000000000000..20efe09d441e --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046.dtsi @@ -0,0 +1,215 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3L SoC + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +#include +#include + +/ { + compatible =3D "renesas,r9a08g046"; + #address-cells =3D <2>; + #size-cells =3D <2>; + interrupt-parent =3D <&gic>; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a55"; + reg =3D <0>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu1: cpu@100 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x100>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu2: cpu@200 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x200>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + cpu3: cpu@300 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x300>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + }; + + L3_CA55: cache-controller-0 { + compatible =3D "cache"; + cache-unified; + cache-size =3D <0x80000>; + cache-level =3D <3>; + }; + }; + + eth0_txc_tx_clk: eth0-txc-tx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth0_rxc_rx_clk: eth0-rxc-rx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth1_txc_tx_clk: eth1-txc-tx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + eth1_rxc_rx_clk: eth1-rxc-rx-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + extal_clk: extal-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board. */ + clock-frequency =3D <0>; + }; + + psci { + compatible =3D "arm,psci-1.0", "arm,psci-0.2"; + method =3D "smc"; + }; + + soc: soc { + compatible =3D "simple-bus"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + scif0: serial@100ac000 { + compatible =3D "renesas,scif-r9a08g046", "renesas,scif-r9a07g044"; + reg =3D <0 0x100ac000 0 0x400>; + interrupts =3D , + , + , + , + , + ; + interrupt-names =3D "eri", "rxi", "txi", + "bri", "dri", "tei"; + clocks =3D <&cpg CPG_MOD R9A08G046_SCIF0_CLK_PCK>; + clock-names =3D "fck"; + power-domains =3D <&cpg>; + resets =3D <&cpg R9A08G046_SCIF0_RST_SYSTEM_N>; + status =3D "disabled"; + }; + + i2c0: i2c@100ae000 { + reg =3D <0 0x100ae000 0 0x400>; + #address-cells =3D <1>; + #size-cells =3D <0>; + /* placeholder */ + }; + + canfd: can@100c0000 { + reg =3D <0 0x100c0000 0 0x20000>; + /* placeholder */ + }; + + cpg: clock-controller@11010000 { + compatible =3D "renesas,r9a08g046-cpg"; + reg =3D <0 0x11010000 0 0x10000>; + clocks =3D <&extal_clk>, + <ð0_txc_tx_clk>, <ð0_rxc_rx_clk>, + <ð1_txc_tx_clk>, <ð1_rxc_rx_clk>; + clock-names =3D "extal", + "eth0_txc_tx_clk", "eth0_rxc_rx_clk", + "eth1_txc_tx_clk", "eth1_rxc_rx_clk"; + #clock-cells =3D <2>; + #reset-cells =3D <1>; + #power-domain-cells =3D <0>; + }; + + sysc: system-controller@11020000 { + compatible =3D "renesas,r9a08g046-sysc"; + reg =3D <0 0x11020000 0 0x10000>; + interrupts =3D , + , + , + ; + interrupt-names =3D "lpm_int", "ca55stbydone_int", + "cm33stbyr_int", "ca55_deny"; + }; + + pinctrl: pinctrl@11030000 { + reg =3D <0 0x11030000 0 0x10000>; + gpio-controller; + #gpio-cells =3D <2>; + /* placeholder */ + }; + + sdhi1: mmc@11c10000 { + reg =3D <0x0 0x11c10000 0 0x10000>; + /* placeholder */ + }; + + pcie: pcie@11e40000 { + reg =3D <0 0x11e40000 0 0x10000>; + ranges =3D <0x02000000 0 0x30000000 0 0x30000000 0 0x08000000>; + /* Map all possible DRAM ranges (4 GB). */ + dma-ranges =3D <0x42000000 0 0x40000000 0 0x40000000 1 0x00000000>; + bus-range =3D <0x0 0xff>; + device_type =3D "pci"; + #address-cells =3D <3>; + #size-cells =3D <2>; + /* placeholder */ + + pcie_port0: pcie@0,0 { + reg =3D <0x0 0x0 0x0 0x0 0x0>; + ranges; + device_type =3D "pci"; + #address-cells =3D <3>; + #size-cells =3D <2>; + /* placeholder */ + }; + }; + + gic: interrupt-controller@12400000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x0 0x12400000 0 0x20000>, + <0x0 0x12440000 0 0x80000>; + #interrupt-cells =3D <3>; + #address-cells =3D <0>; + interrupt-controller; + interrupts =3D ; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + , + ; + interrupt-names =3D "sec-phys", "phys", "virt", "hyp-phys", "hyp-virt"; + }; +}; diff --git a/arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi b/arch/arm64/boo= t/dts/renesas/r9a08g046l48.dtsi new file mode 100644 index 000000000000..f6f673abc01b --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046l48.dtsi @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3E R9A08G046L48 SoC specific parts + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; +#include "r9a08g046.dtsi" + +/ { + compatible =3D "renesas,r9a08g046l48", "renesas,r9a08g046"; +}; --=20 2.43.0 From nobody Mon Apr 6 21:35:45 2026 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B8F73374748 for ; Tue, 17 Mar 2026 19:57:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777424; cv=none; b=dPc8I3k1S0wd/fkH0YNRv2F5gDclodx+EdZ79Egc38PKDs8sASOOAKTq7fDlUo+pyGKFvsSGZSRXTBYZxxe7FFTasQ4Z85xnaGEw3D3e7Sw2xpsaCKxLB9CIWVngqxslZyf/sUIAe/Df/hVu+j7s7DSb3R8eOvKs0pPB51IMcUE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777424; c=relaxed/simple; bh=V35ZSROqFHPsxUn0UQZAdtyz2COVANXh3RKNF/nXfG0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=U183PQu3JyiZQ1DLbfrLyu4/5RcTOi20C8996qVhTkoDGcvkUE0oBfU/6boiRkQiqEQQbFAMmf+GlwWSYNNeHL81AIZQ2JqScweSNYP4te883QjcaRssO6fQlbLa22lULh5TbJFZzIync5AluShCFm5cyfyCNqvU/+FSdmN9tnk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gF3bSyF9; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gF3bSyF9" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-4853fd7b59aso38638345e9.2 for ; Tue, 17 Mar 2026 12:57:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773777421; x=1774382221; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=JfVd05T86E2iD7eB+6k5IuN6fQ/IOoAsLYVMqJWoOpE=; b=gF3bSyF9ZZ313FicUU4r0Umwa40oK2kn00pvBT5METnclm79twEomG7q34wlUYTHpW Q5qqhN9JeeF59qWjWF0vvCIQQYwUnC47Ds3VD/6UkV4157YNDG2tEEM/SoNt/YehRbFn fnP8PsDYr7K81GSaDihkHFTjqt8enfyvEk0R9P3bawE+67xSU5VGuq+S/98WrkmBk7aY E0xFT2iwxSLlJ9DK2QMIKiEMP8GPtEeSLlIUanOcAz0Y5Bj1ueBT9hT/4Ku59o6F+qmU UViWM0zVJxAy8rr6Y0t9sL6BLj9etc9eQKxHenqWEyTWyzbQVP22NimNymJCrXEYOaBI 0Sig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773777421; x=1774382221; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=JfVd05T86E2iD7eB+6k5IuN6fQ/IOoAsLYVMqJWoOpE=; b=elPpJI6B8+1GhFhzdhwwI+3hru3yNtW4h0YH4D6brX9yHdxQv/xULjS1Szn4NcIVGP A+RPEk3RppuhUMahc2TIFZ1t1Ihiqm9uy30dAYR3FbkBGZIQ4jyQaQpi1r/1/3/yfZp7 SKgdd7FXiWsFXe8Q1nrfAR6atBh/cDsQ6JLAT7WLrTsNygGIej5KgnuwnBZPCsRvYp++ 4kG8tY/HirUWinlO8xxg4EnpyC+kv7wopokpGG5QBvFuwlxBfUZFdDA/D9M5OMBMQxDd UmuzySBnSbsdBW9CO8wTEM5sgtGdT0a+RCBvSocnZTm17N/KOM+HqUcGl5NJ5EFLKhG4 Ugig== X-Forwarded-Encrypted: i=1; AJvYcCUU2B8kyto67y5xAAnNrRNRBw0zLWrL33wa5481StirYTw8tkDHQN3djwYxUPjPiGwhlA9YFJNmk0vhHXY=@vger.kernel.org X-Gm-Message-State: AOJu0YwGLTNR0Mz+ZFo6kGsUK4xqlgSPLZgG1rmUFZ0u89A9D4Pu2cQe Q94BKJtBLDR9qHy5b0KDP6Z+c4qCjN7hsp29EKMEnwE+6EHCm1Mh7mOR X-Gm-Gg: ATEYQzyBQcl5q07A3cN1p1X2N9d6HnxqDKPbh6fY8U6Ec0t8v4/xDYiEoDclU6l6Vm8 5CEWPmMwEFnGpHatp/udCVLS5eD3+tFyyoz1Mjdo8uqALl9zxHW4IWqqYK2AoFaS7lpm6aDbwUO e2qdi/H5kkrPxv0u4HCdACyMhgFKrDKyvNRJMNI1nXHx8wbtyH48bPpwt4QzVlke0cXaXSzFe88 0z9Rwk2/lKvo7/eQxx9NSSImJARdlKGdkmSOK2RvJdW6DebIcqk3fZn6uzXJOOpMjlv9p0zI0/C 5UJ9W3YY3+e2QkebVuoICMTHy8CDDctXQ70cuFZY833+B+fiB+lGwL40xV+fTB5tOigq7mQaoT6 lQ8Yr/u1CI8rrUVPUVcByBFVUICK7QmewSlue+Bjl0mNhe9vZvyvS0HXAGGVAGNIhfes2BP1h4M wNDkHDkYPDgCFtVU+uGiZs1ERMA2pt03UMfcqqKL0/y7P7MYhg X-Received: by 2002:a05:600c:46cb:b0:485:3ff1:d5c5 with SMTP id 5b1f17b1804b1-486f441fa89mr13955345e9.7.1773777420967; Tue, 17 Mar 2026 12:57:00 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e16b:fc56:e220:9aa9]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b5189221dsm1339217f8f.23.2026.03.17.12.57.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 12:57:00 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v4 7/9] arm64: dts: renesas: Add initial support for RZ/G3L SMARC SoM Date: Tue, 17 Mar 2026 19:56:36 +0000 Message-ID: <20260317195650.468330-8-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> References: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add initial support for the RZ/G3L SMARC SoM with 2GB memory and extal clk. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v3->v4: * Collected the tag. v2->v3: * No change. v1->v2: * Dropped gpio.h header file. --- .../boot/dts/renesas/rzg3l-smarc-som.dtsi | 20 +++++++++++++++++++ 1 file changed, 20 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi diff --git a/arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi b/arch/arm64/= boot/dts/renesas/rzg3l-smarc-som.dtsi new file mode 100644 index 000000000000..7c21afaee9bc --- /dev/null +++ b/arch/arm64/boot/dts/renesas/rzg3l-smarc-som.dtsi @@ -0,0 +1,20 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for R9A08G046L48 SMARC SoM board. + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/ { + compatible =3D "renesas,rzg3l-smarcm", "renesas,r9a08g046l48", "renesas,r= 9a08g046"; + + memory@48000000 { + device_type =3D "memory"; + /* First 128MB is reserved for secure area. */ + reg =3D <0x0 0x48000000 0x0 0x78000000>; + }; +}; + +&extal_clk { + clock-frequency =3D <24000000>; +}; --=20 2.43.0 From nobody Mon Apr 6 21:35:45 2026 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8EC4937B00F for ; Tue, 17 Mar 2026 19:57:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777425; cv=none; b=nr8d+SAOlKS/VpZnX1mnwDs8fN1/7Mjt9U/Mqm3fTotR60iJLBp5959n+0WCXqBXDCtzisQ24XpJg0OqXdlPbx6cuyek5mPMBf/KWza6zUJTsiwt3WrnoweDCja4Tm5myp+XjYkt7rCjUZU9/MOpFeyQvx5J7Qzx+AfmV/4U0ZY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777425; c=relaxed/simple; bh=dn5dYtHgaaeDgKGCPYx083eAJbV1dxvbfBoMMROgS3Q=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=i8nI/T+fZaqVgKScdu1+ioaeGYPhtfmeFhPJTi4452XQePBPwlM6R5NfgqyTskZgh0D5qCQdpIKMdH+2b8UWC0/n0j0TkK5kFfnTSsBN5Vf78ajonTx3qawcO6z5XW4wejxbfSrXQWrz721EvU56WIJ7K+jjA6kSeaY1Dn3k4t8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=IKQUnedf; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="IKQUnedf" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-43b4d734678so1014307f8f.1 for ; Tue, 17 Mar 2026 12:57:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773777422; x=1774382222; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=+wF52lbRB7DTjuwvGcCQ6Kt/mFwxZK5Ryn/ExuWo2fw=; b=IKQUnedfbjrC7oOOAzxQJan/sAjvshJXl8Q3LCQNOfNlVn/ai6dEf4wdU4utipFV3T JOOTIr9EZXFTVbFoNj68JSV6pMsjifNA5BbxHIJqrNAw5YGoABIHh55xrR3Lmrnzyiyh 3g87oI4/3DeiJL3uwt4VoxrZMkpHUIL4IpjwqSj+jhYqcKJC6fEkPhpiv81jHjJfegS1 3uNYgI6+NnP2mXLBckCf+aBzJMCzS8jAq4ItJEc5gyz0DgNwQgfciXmUaL20Kmvpai2Y AXiGplIHxl7Mzo3vvDgnNze15RbxvlGya7PqCqgcIXtT1Z6PDavV6ueqBCqANMx4R6ZF ATww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773777422; x=1774382222; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=+wF52lbRB7DTjuwvGcCQ6Kt/mFwxZK5Ryn/ExuWo2fw=; b=larjfzh1A/jb+ef38zokBQ0CZkttJa7ajOiQAQlNtDl6+vVmhlDsrFrWXB8uAQ87qF 0lvyfTUFN1KLqNlRmsDffpRK2epD4FHkMpSGXrdj8bx3/BM8E7SUFeYE9YvRjVVBWRz8 wzLj2+1xHwwo4uu/oLa4sVv4MsUkVhndcHj3sa+GvmciSOR+sReXob0Dp9DIjQDHZVTa Elkamnb5iRKzpXQg0/9dpnZAwAW83aKSE8GZTi3DlWjYLZnx5v+XaHpctPB91qqOtn12 SEmNhI4dL/AwoHOJXwMjPyT5owEIC2dUgF91fFBTyuNAsdJtzoT2LnKn7XC+xpBIpQTp cqqw== X-Forwarded-Encrypted: i=1; AJvYcCU+JnxqjEZ6RccAuNydyYTIlW7WD0VUf0VULtbusMBNpU8RaOHEBYUXIIZPH9Goy8gmGrYObJBuQDMzbHs=@vger.kernel.org X-Gm-Message-State: AOJu0Yw4TPTccj5eTuvWDOQn4s9gExi2/hHiNlULQyIZ7Di/zroSeUac +N+Szhgj6QNWU8Alufp9w00yHDqPR9q8STbJWU/TK1DEowmXq4+jZxxp X-Gm-Gg: ATEYQzxpkruKmnLc+3hhpKTgYCJvqyUIzY6YEPFSXEb8DZ5Vliy79NDs6YVB/pUMbYF oyBMUA7rNb+Vm+3zouCletmhKNtX11CbrGRvZJIdFHPegvgK+D8QEYWft35hFcuPeOK66DjPZCv zbDKCr0DDIjbhRjUbRZUPZhRy8dEGUglGklX+Gm+JQAnSdBV7NTedEFtnqmkBt9/H6Mhw7YQYVk 3OLlofW/HnjEa5ReBKHCEwt05ukkA8Pgcx82hp7UwXMsdvIYMznkgIUQNeJovIdFC/b2LOUHT2o sUWhvcOzT204FsaF9Rl4bLBtKbH5LmB0XToktGhOpkroSauAA/pMvUfNjbJdevE+1gpxFtfIwkF wDXsDkKn90zO6tcfjoR9wnHWoEC36pN0daac4EVH2PkuLln3faDo6CyPyhg2KIBB1IgXzTcJ8O9 57XWgsBINgA7agUahvpx329kRDPdbCBOTzBelECBn/SeyHvWqv X-Received: by 2002:a5d:5d03:0:b0:439:f5ba:8c2e with SMTP id ffacd0b85a97d-43b527a97d0mr1015007f8f.18.1773777421910; Tue, 17 Mar 2026 12:57:01 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e16b:fc56:e220:9aa9]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b5189221dsm1339217f8f.23.2026.03.17.12.57.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 12:57:01 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v4 8/9] arm64: dts: renesas: renesas-smarc2: Move usb3 nodes to board DTS Date: Tue, 17 Mar 2026 19:56:37 +0000 Message-ID: <20260317195650.468330-9-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> References: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The SMARC2 board DTSI is common to multiple SoCs. Move the USB3 nodes to the board DTS, as some SoCs (e.g. RZ/G3{S,L}) do not support USB3. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v3->v4: * Updated commit description * Collected the tag v2->v3: * No change v1->v2: * No change --- arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts | 6 ++++++ arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi | 8 -------- 2 files changed, 6 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts b/arch/arm6= 4/boot/dts/renesas/r9a09g047e57-smarc.dts index 1ba50512f4ef..9e66f2179807 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts +++ b/arch/arm64/boot/dts/renesas/r9a09g047e57-smarc.dts @@ -264,7 +264,13 @@ &sdhi1 { vqmmc-supply =3D <&vqmmc_sd1_pvdd>; }; =20 +&usb3_phy { + status =3D "okay"; +}; + &xhci { pinctrl-0 =3D <&usb3_pins>; pinctrl-names =3D "default"; + + status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi b/arch/arm64/b= oot/dts/renesas/renesas-smarc2.dtsi index e2a34577a1a1..696a933af808 100644 --- a/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi +++ b/arch/arm64/boot/dts/renesas/renesas-smarc2.dtsi @@ -111,11 +111,3 @@ &sdhi1 { =20 status =3D "okay"; }; - -&usb3_phy { - status =3D "okay"; -}; - -&xhci { - status =3D "okay"; -}; --=20 2.43.0 From nobody Mon Apr 6 21:35:45 2026 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3BF63803F7 for ; Tue, 17 Mar 2026 19:57:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777427; cv=none; b=hFty7750TPweU0ZfcHzfZGvl9PFkf8+4GTuwb2FabBf3bU2+dFz7HUf2PSHSBSucIXMg7++YGH57AMgJaBcVtlBbBpcOofG0oy2S+3kChDcwihqgArHcb08YHYBf7xpqA2PrsFnHMn2/D1hYJHyVL5QVmxgAQv6NsZpX6iqOBOs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773777427; c=relaxed/simple; bh=bOx8LvuMlzZFlN3jtOGiRk4mt63TgbIiYOr6XlZ5EW0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PDZ+BJIrn8RR7InJzTzlE7h8z8NIpqBnNPKWpJL2XQlsWoZ2jGkYinQH+VOe0tVYT/WRANw+oZ34PXFHH016NPB8oKiHVLWk7u7L9RJaMzVRFtuXwYu7sVPez8ceAqO3MFVOinCGKqJpHOfJfVt/rANLrCifiGYYO2LRiwIlWrs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BxKeX6r9; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BxKeX6r9" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-486507134e4so12903435e9.0 for ; Tue, 17 Mar 2026 12:57:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773777424; x=1774382224; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=e08r2fjEh8MjYZol2ODgi7MnFPqoRBdIf2wu5qi7EAs=; b=BxKeX6r9QmhUAnnygIbDAQZRgl0YKv+RWJDerC2u+fLNOHK2BpY/59g/twfLSQex/b fVprgBJhCvwXgv8q11I/xtLCuXSBft9EFo0HkP45oKiBtzIvYkSO3tnrl10Wy4bHl2ev qQ7A0jZ20ZBT/2pEg5KhHR00rGXOmqepvqxn5Bqz6mVfG8aSorKtAWm/wwGMcDP7CdvR QuKhgB9vKJ+NG6Mp2T7edI/YhyXePmx52N8j18PH3xqdgKxXY+2Mm7RwS03WtP/U6ctS kdth67zw4CjDLYi4HlI992Ks8Q+qj782qsVxy4TCYKLi3peAvtgMNV5T883k31O/R9/P zDXQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773777424; x=1774382224; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=e08r2fjEh8MjYZol2ODgi7MnFPqoRBdIf2wu5qi7EAs=; b=lAyLxPZmXJkaAvmeox/G8FzGvqpU7+M0/qgF69zPFdQNyrtdIx9Qk7AWYwp46y+8DI xBhafZ8LlXf0gn1z429FIqCNbskqZrce+iADjvjMnV9oi50eLEN19ELP05z036/ZysUu YF8Xv0XghPdLN0ssr2n7YerltPS7OCcnaOS2aXE3wfRpv8ydGVSgJPuM8HehnPwWj5cE j9XdiMrs+zKA0WPRG/+VM381ebiA0jcz6DaXoLqEhUBEzJ9n83qfPwrn1czJ3Pt4/I8H myNXu40ivxxi0btaTADcUESz3advGVeOwHDcfi0EQ6PYU2U+2zfMSYH1iszb9UxLVCwC t0jA== X-Forwarded-Encrypted: i=1; AJvYcCXmEmJx60oFikicc9ic6IlVKrM+FwB5lPCgra14fANv/2OMwSgEoGSfnmamFtJ95ega14jneDDEtUXOPbU=@vger.kernel.org X-Gm-Message-State: AOJu0YzI4jdNPfedOvVlB95l5jdfBdeLAMe0vy0QeG6s4kvDAXdHLdo/ AjR03506Lywr/fLnLPArRPOlIRsGLB+VSSSUhvxq4z/88ogPAyEg0Xtq X-Gm-Gg: ATEYQzza+5+5ZIEryY0bfB6R/9oxggUw+tlnQf7ZHBLua5n+RYq9OEXbd234uhDfLwN TjJdPKcZ+0igydqm90FSwEvT8aPKNenFPBAIxJ6ukWhgHqqmn8ZnRhm4A89YKPf/Wbahl8tLZuE DhgnucXLsOlShg7stsxqApcT6pJX4CBAywl2Ll1tMHa5E2dYCEPgVElQkzMFGhZuYGNy8zbqamW xGi7V/wPLds64LD9DgM77wF08YWHiHqDxnx08h8VtmQdULxQrST5CbaQ82ZYd66LDAJOapt59ag e6iD7beuG3PVnIqHOs5MkTPHTFG0HLuDZS+BugogyNsn47eb6LUOEhidPGhR4pjSpP20EB3+SLs LSuIxEsoPxh0MZ/ae+EmEaBe65O4OgNrpjXt7EYlbAQEZs9nJ009PYGph7Ltl3kAoyf8mPo/krp /tVONOpzhVybSYMZRgjXv7tF14+Z05sGmSZunymWkjbl9RBZ9Gm1QPL1L+d1o= X-Received: by 2002:a05:600c:450c:b0:486:c4f0:1a37 with SMTP id 5b1f17b1804b1-486f4457a6fmr15756195e9.24.1773777422828; Tue, 17 Mar 2026 12:57:02 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e16b:fc56:e220:9aa9]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43b5189221dsm1339217f8f.23.2026.03.17.12.57.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 12:57:02 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Biju Das , linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v4 9/9] arm64: dts: renesas: Add initial device tree for RZ/G3L SMARC EVK board Date: Tue, 17 Mar 2026 19:56:38 +0000 Message-ID: <20260317195650.468330-10-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> References: <20260317195650.468330-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add the initial device tree for the Renesas RZ/G3L SMARC EVK board. Added placeholders to avoid compilation error with the common code in renesas-smarc2.dtsi. Reviewed-by: Geert Uytterhoeven Signed-off-by: Biju Das --- v3->v4: * Collected the tag v2->v3: * No change. v1->v2: * Dropped scif node as it is already included in common platform file. --- arch/arm64/boot/dts/renesas/Makefile | 2 + .../boot/dts/renesas/r9a08g046l48-smarc.dts | 37 +++++++++++++++++++ 2 files changed, 39 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts diff --git a/arch/arm64/boot/dts/renesas/Makefile b/arch/arm64/boot/dts/ren= esas/Makefile index d4dfb7fd973b..76df20d2fd29 100644 --- a/arch/arm64/boot/dts/renesas/Makefile +++ b/arch/arm64/boot/dts/renesas/Makefile @@ -179,6 +179,8 @@ dtb-$(CONFIG_ARCH_R9A08G045) +=3D r9a08g045s33-smarc-pm= od1-type-3a.dtbo r9a08g045s33-smarc-pmod1-type-3a-dtbs :=3D r9a08g045s33-smarc.dtb r9a08g04= 5s33-smarc-pmod1-type-3a.dtbo dtb-$(CONFIG_ARCH_R9A08G045) +=3D r9a08g045s33-smarc-pmod1-type-3a.dtb =20 +dtb-$(CONFIG_ARCH_R9A08G046) +=3D r9a08g046l48-smarc.dtb + dtb-$(CONFIG_ARCH_R9A09G011) +=3D r9a09g011-v2mevk2.dtb =20 dtb-$(CONFIG_ARCH_R9A09G047) +=3D r9a09g047e57-smarc.dtb diff --git a/arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts b/arch/arm6= 4/boot/dts/renesas/r9a08g046l48-smarc.dts new file mode 100644 index 000000000000..86db86335d5e --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a08g046l48-smarc.dts @@ -0,0 +1,37 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/G3L SMARC EVK board + * + * Copyright (C) 2026 Renesas Electronics Corp. + */ + +/dts-v1/; + +/* Add place holder to avoid compilation error with renesas-smarc2.dtsi */ +#define KEY_1_GPIO 1 +#define KEY_2_GPIO 2 +#define KEY_3_GPIO 3 + +#include +#include +#include "r9a08g046l48.dtsi" +#include "rzg3l-smarc-som.dtsi" +#include "renesas-smarc2.dtsi" + +/ { + model =3D "Renesas SMARC EVK version 2 based on r9a08g046l48"; + compatible =3D "renesas,smarc2-evk", "renesas,rzg3l-smarcm", + "renesas,r9a08g046l48", "renesas,r9a08g046"; + + aliases { + serial3 =3D &scif0; + }; +}; + +&keys { + status =3D "disabled"; + + /delete-node/ key-1; + /delete-node/ key-2; + /delete-node/ key-3; +}; --=20 2.43.0