From nobody Mon Apr 6 23:08:20 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D8B6379966 for ; Tue, 17 Mar 2026 18:46:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773773163; cv=none; b=UhBJzUjT9vnEFvHRS1W5MINL8kKE3urjDSt/L0qgZtvZLjTWNPwkSgyR+X0ugzfs6AhU+NU+FVytTo0pKAw6gVV/+JgU6vvbSP1T+lqDLE2FQFCnRF3AGOQqXs1rDqBqNUnid/+LXRcQGeps8Y+vqmKEC733WlUd4BNieHjCkP0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773773163; c=relaxed/simple; bh=thcobMH5AohzT7xRyuc5K4LYMZMaJStuFgRXIHH+5Jg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=IABl7hwLH5LiDS+GBEOlNlLDdYLpogHGgD2AkU+VJk5P/GJuXQcJyjfXDXPS4gGJtN+pb26CdxW96pRuYVhwRKHtm28ErdSEMqZvZZdhI6bdfFi6kDOb5MhZgPWv9qlHinoVQVAOBXEq+HAOW1h5zAG9Gvh6y0lz6CVQescvDYU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=LJrbz4+V; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="LJrbz4+V" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-48541edecf9so66533295e9.1 for ; Tue, 17 Mar 2026 11:46:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773773160; x=1774377960; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Mlws9kV83sZ5c0sE5Qh/W7eCQPao3h3DdhO6uIW9QdQ=; b=LJrbz4+V6t6zI0YcZVQlhMTKXxJdmCxMbIAEDik6a7gqL1XW8TrnsSVj7VRuulQFWC u5GqsmNmnsNRTPVAsoz8eNKZlxECjiIY3Jc0eG61PTW5Sm13kCUyw6IYAGJabGXwQeLu d340fLKQIrsXr/aSEDX+ohzfv5sUPYlHnumk5CeUQOhJAnPeiGg/W325Sk9OtDUweHwR OKcf6V7A0wzeyWDWtc2uGj00hzC7k4fZMiEfoeQnEfd0+eO4dRNGSPQWNOnw5fldCsjB XYmolrhRp+4DeKO+YnXUyFMojuWvl41VEGuaH+aQyXvFcY0Irx/+iw5wZvWhlDns+19I sTlA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773773160; x=1774377960; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Mlws9kV83sZ5c0sE5Qh/W7eCQPao3h3DdhO6uIW9QdQ=; b=J+t7jRaJe0TSOCoecQMQWg+28qw1JGF/AN5KMADfH2fvxsiykKKJlav02m3zM7FrY9 WVKACayCc1/E6qFeHMYJUnu0liWHZ5mZifTRKL0Dyp7UltZGS/TU6MYeYw9AbZMx4LuE z+dPgi155Yx5g5o0CvzONUZF5pFiCE0tGCNbXL/y5rzgpV12Bkm5tLqTrgAjC6SbPXDi c8dJFD0FI0JS2jHh/OtOgbxqNmhp++wnOSa+W7ecEMRkV0hoOROotPYp0mqsKtuWI300 lEOAMJVyjpjewaokkV6zJ05btLHqnhMffiD3drlqT3onBVSgMVVQ86Myxsgus+KiylyN y72Q== X-Forwarded-Encrypted: i=1; AJvYcCVrHHSKeG0KAloSahHpH/azGskKLommCluDJsv/SFxI2i3E/iETauBnNBRLPPvTlCLsUUtZodyMwmLKwZQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxMURFa/BTJ2+qcmNQQ2ecTu5BgSM5kVJx0oc4ovWxonLWcsmKj E4K9yX2Qq5QBarVGYV38vzi5bqGtQknwv5kXcy1+eMXB8cuivHwW8mpC X-Gm-Gg: ATEYQzyrolByEXasn/IWFG9qaVGfseD3FMlE8ka+BQx8juxGFE0w6g8meh73u4EAqsP DqU4tl3s4BhOkd2nlgfqXao4pnO13lslx0xgwSCOHTznuic3YKXvXNkQhZsWYuOpIIBuz6uQePN nhSylavK3yGW7jV7vE61IWHYWhb3xEeayT/lGqqKoW4CVp8yaXvaX98OKZRFRv2Ea0eQWBMy9HB Cp/7Mur9/PgyCkmXF2EGrc+rYT3xQ3oXHsT7BM3sVknJdvKEJqy08dxHIEL61Ni1yvO33q+Gw5x 6kI8OPVjFHBnPpkuAhw8dgEfBY1csQyt+g3+oaHB9k9zJV8+FaUzSXHmjjrSLGGs5YYDx2J5eFu UitO5oy0tw9fYqm5MP7RORPZsQtMWUQmarM4PiWT7NlrOWMCWR5ZxV4Lc+LwFTNXfrxmQVQXBV6 tY9Mb5SfrHFdmeeFjxE0o= X-Received: by 2002:a05:600c:3111:b0:483:7903:c3b1 with SMTP id 5b1f17b1804b1-486f44435bdmr12289585e9.20.1773773159683; Tue, 17 Mar 2026 11:45:59 -0700 (PDT) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f4ba760esm102725e9.24.2026.03.17.11.45.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 11:45:59 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , AngeloGioacchino Del Regno , Linus Walleij , Liam Girdwood , Mark Brown , Julien Massot , Gary Bisson , Louis-Alexis Eyraud , Val Packett , Fabien Parent , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v3 3/9] dt-bindings: regulator: Document MediaTek MT6392 PMIC Regulators Date: Tue, 17 Mar 2026 18:43:06 +0000 Message-ID: <20260317184507.523060-4-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260317184507.523060-1-l.scorcia@gmail.com> References: <20260317184507.523060-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add bindings for the regulators found in the MediaTek MT6392 PMIC, usually found in board designs using the MediaTek MT8516/MT8167 SoCs. Signed-off-by: Luca Leonardo Scorcia --- .../regulator/mediatek,mt6392-regulator.yaml | 318 ++++++++++++++++++ .../regulator/mediatek,mt6392-regulator.h | 24 ++ 2 files changed, 342 insertions(+) create mode 100644 Documentation/devicetree/bindings/regulator/mediatek,mt= 6392-regulator.yaml create mode 100644 include/dt-bindings/regulator/mediatek,mt6392-regulator= .h diff --git a/Documentation/devicetree/bindings/regulator/mediatek,mt6392-re= gulator.yaml b/Documentation/devicetree/bindings/regulator/mediatek,mt6392-= regulator.yaml new file mode 100644 index 000000000000..fa4aad2dcbe8 --- /dev/null +++ b/Documentation/devicetree/bindings/regulator/mediatek,mt6392-regulator= .yaml @@ -0,0 +1,318 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/regulator/mediatek,mt6392-regulator.yam= l# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek MT6392 Regulator + +description: + Regulator node of the PMIC. This node should under the PMIC's device nod= e. + All voltage regulators provided by the PMIC are described as sub-nodes of + this node. + +properties: + compatible: + items: + - const: mediatek,mt6392-regulator + +patternProperties: + "^(buck_)?v(core|proc|sys)$": + description: Buck regulators + type: object + $ref: regulator.yaml# + properties: + regulator-allowed-modes: + description: | + BUCK regulators can set regulator-initial-mode and regulator-all= owed-modes to + values specified in dt-bindings/regulator/mediatek,mt6392-regula= tor.h + items: + enum: [0, 1] + unevaluatedProperties: false + + "^(ldo_)?v(adc18|camio|cn18|io18)$": + description: LDOs with fixed 1.8V output + type: object + $ref: regulator.yaml# + properties: + regulator-allowed-modes: + description: | + LDO regulators can set regulator-initial-mode and regulator-allo= wed-modes to + values specified in dt-bindings/regulator/mediatek,mt6392-regula= tor.h + items: + enum: [0, 1] + unevaluatedProperties: false + + "^(ldo_)?v(xo22)$": + description: LDOs with fixed 2.2V output + type: object + $ref: regulator.yaml# + properties: + regulator-allowed-modes: + description: | + LDO regulators can set regulator-initial-mode and regulator-allo= wed-modes to + values specified in dt-bindings/regulator/mediatek,mt6392-regula= tor.h + items: + enum: [0, 1] + unevaluatedProperties: false + + "^(ldo_)?v(m25)$": + description: LDOs with fixed 2.5V output + type: object + $ref: regulator.yaml# + properties: + regulator-allowed-modes: + description: | + LDO regulators can set regulator-initial-mode and regulator-allo= wed-modes to + values specified in dt-bindings/regulator/mediatek,mt6392-regula= tor.h + items: + enum: [0, 1] + unevaluatedProperties: false + + "^(ldo_)?v(aud28|io28)$": + description: LDOs with fixed 2.8V output w/ mode + type: object + $ref: regulator.yaml# + properties: + regulator-allowed-modes: + description: | + LDO regulators can set regulator-initial-mode and regulator-allo= wed-modes to + values specified in dt-bindings/regulator/mediatek,mt6392-regula= tor.h + items: + enum: [0, 1] + unevaluatedProperties: false + + "^(ldo_)?v(cama)$": + description: LDOs with fixed 2.8V output w/o mode + type: object + $ref: regulator.yaml# + unevaluatedProperties: false + + "^(ldo_)?vusb$": + description: LDOs with fixed 3.3V output + type: object + $ref: regulator.yaml# + properties: + regulator-allowed-modes: + description: | + LDO regulators can set regulator-initial-mode and regulator-allo= wed-modes to + values specified in dt-bindings/regulator/mediatek,mt6392-regula= tor.h + items: + enum: [0, 1] + unevaluatedProperties: false + + "^(ldo_)?v(aud22|camaf|camd|cn35|efuse|emc3v3|gp1|gp2|m|mc|mch)$": + description: LDOs with variable output + type: object + $ref: regulator.yaml# + properties: + regulator-allowed-modes: false + unevaluatedProperties: false + +required: + - compatible + +additionalProperties: false + +examples: + - | + #include + + mt6392_regulators: regulators { + compatible =3D "mediatek,mt6392-regulator"; + + mt6392_vproc_reg: buck_vproc { + regulator-name =3D "vproc"; + regulator-min-microvolt =3D <700000>; + regulator-max-microvolt =3D <1350000>; + regulator-ramp-delay =3D <12500>; + regulator-always-on; + regulator-boot-on; + }; + + mt6392_vsys_reg: buck_vsys { + regulator-name =3D "vsys"; + regulator-min-microvolt =3D <1400000>; + regulator-max-microvolt =3D <2987500>; + regulator-ramp-delay =3D <25000>; + regulator-always-on; + regulator-boot-on; + }; + + mt6392_vcore_reg: buck_vcore { + regulator-name =3D "vcore"; + regulator-min-microvolt =3D <700000>; + regulator-max-microvolt =3D <1350000>; + regulator-ramp-delay =3D <12500>; + regulator-always-on; + regulator-boot-on; + }; + + mt6392_vxo22_reg: ldo_vxo22 { + regulator-name =3D "vxo22"; + regulator-min-microvolt =3D <2200000>; + regulator-max-microvolt =3D <2200000>; + regulator-enable-ramp-delay =3D <110>; + regulator-always-on; + regulator-boot-on; + }; + + mt6392_vaud22_reg: ldo_vaud22 { + regulator-name =3D "vaud22"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2200000>; + regulator-enable-ramp-delay =3D <264>; + regulator-always-on; + regulator-boot-on; + }; + + mt6392_vcama_reg: ldo_vcama { + regulator-name =3D "vcama"; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + regulator-enable-ramp-delay =3D <264>; + }; + + mt6392_vaud28_reg: ldo_vaud28 { + regulator-name =3D "vaud28"; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + regulator-enable-ramp-delay =3D <264>; + regulator-always-on; + regulator-boot-on; + }; + + mt6392_vadc18_reg: ldo_vadc18 { + regulator-name =3D "vadc18"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-enable-ramp-delay =3D <264>; + regulator-always-on; + regulator-boot-on; + }; + + mt6392_vcn35_reg: ldo_vcn35 { + regulator-name =3D "vcn35"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3600000>; + regulator-enable-ramp-delay =3D <264>; + }; + + mt6392_vio28_reg: ldo_vio28 { + regulator-name =3D "vio28"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + regulator-enable-ramp-delay =3D <264>; + regulator-always-on; + regulator-boot-on; + }; + + mt6392_vusb_reg: ldo_vusb { + regulator-name =3D "vusb"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-enable-ramp-delay =3D <264>; + regulator-always-on; + regulator-boot-on; + }; + + mt6392_vmc_reg: ldo_vmc { + regulator-name =3D "vmc"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-enable-ramp-delay =3D <264>; + regulator-boot-on; + }; + + mt6392_vmch_reg: ldo_vmch { + regulator-name =3D "vmch"; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3300000>; + regulator-enable-ramp-delay =3D <264>; + regulator-boot-on; + }; + + mt6392_vemc3v3_reg: ldo_vemc3v3 { + regulator-name =3D "vemc3v3"; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3300000>; + regulator-enable-ramp-delay =3D <264>; + regulator-boot-on; + }; + + mt6392_vgp1_reg: ldo_vgp1 { + regulator-name =3D "vgp1"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <3300000>; + regulator-enable-ramp-delay =3D <264>; + }; + + mt6392_vgp2_reg: ldo_vgp2 { + regulator-name =3D "vgp2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <3300000>; + regulator-enable-ramp-delay =3D <264>; + }; + + mt6392_vcn18_reg: ldo_vcn18 { + regulator-name =3D "vcn18"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-enable-ramp-delay =3D <264>; + }; + + mt6392_vcamaf_reg: ldo_vcamaf { + regulator-name =3D "vcamaf"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <3300000>; + regulator-enable-ramp-delay =3D <264>; + }; + + mt6392_vm_reg: ldo_vm { + regulator-name =3D "vm"; + regulator-min-microvolt =3D <1240000>; + regulator-max-microvolt =3D <1390000>; + regulator-enable-ramp-delay =3D <264>; + regulator-always-on; + regulator-boot-on; + }; + + mt6392_vio18_reg: ldo_vio18 { + regulator-name =3D "vio18"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-enable-ramp-delay =3D <264>; + regulator-always-on; + regulator-boot-on; + }; + + mt6392_vcamd_reg: ldo_vcamd { + regulator-name =3D "vcamd"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1800000>; + regulator-enable-ramp-delay =3D <264>; + }; + + mt6392_vcamio_reg: ldo_vcamio { + regulator-name =3D "vcamio"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-enable-ramp-delay =3D <264>; + }; + + mt6392_vm25_reg: ldo_vm25 { + regulator-name =3D "vm25"; + regulator-min-microvolt =3D <2500000>; + regulator-max-microvolt =3D <2500000>; + regulator-enable-ramp-delay =3D <264>; + }; + + mt6392_vefuse_reg: ldo_vefuse { + regulator-name =3D "vefuse"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + regulator-enable-ramp-delay =3D <264>; + }; + }; diff --git a/include/dt-bindings/regulator/mediatek,mt6392-regulator.h b/in= clude/dt-bindings/regulator/mediatek,mt6392-regulator.h new file mode 100644 index 000000000000..8bd1a13faad8 --- /dev/null +++ b/include/dt-bindings/regulator/mediatek,mt6392-regulator.h @@ -0,0 +1,24 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ + +#ifndef _DT_BINDINGS_REGULATOR_MEDIATEK_MT6392_H_ +#define _DT_BINDINGS_REGULATOR_MEDIATEK_MT6392_H_ + +/* + * Buck mode constants which may be used in devicetree properties (eg. + * regulator-initial-mode, regulator-allowed-modes). + * See the manufacturer's datasheet for more information on these modes. + */ + +#define MT6392_BUCK_MODE_AUTO 0 +#define MT6392_BUCK_MODE_FORCE_PWM 1 + +/* + * LDO mode constants which may be used in devicetree properties (eg. + * regulator-initial-mode, regulator-allowed-modes). + * See the manufacturer's datasheet for more information on these modes. + */ + +#define MT6392_LDO_MODE_NORMAL 0 +#define MT6392_LDO_MODE_LP 1 + +#endif --=20 2.43.0