From nobody Thu Apr 2 09:45:49 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8A5B73A0B28 for ; Tue, 17 Mar 2026 10:16:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773742598; cv=none; b=iYjdW0BaEOd2X/nmuj/295GwDaK2LvJbQK8H3xZSe3lMLuPks0FWDY2U9i//v7ufMMK/uXp6S+VWTBcNKnaaxIuPE9lC6saVrJqSN32KRNx6BR8OWi6rDR67Z+k8KIsas2KVal1boAEp2Xvxk6GqxRmi1zdStsmwtsPUubfXD3A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773742598; c=relaxed/simple; bh=aLy4BYQIP63Q4zSdEbsZNx11fflS8iIoi0QToQl+O4M=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Ry/jthIDLIpyRVL4osDqgzjVWFGvRjHxKl6TgyMIcF5cMRMFQAZ/tUsgb4g9qvyYwrOFKnlbtSXFO7tXhnNS4tC3rbuoPWN6XAqrFnXVqcW/tKRU40wkxWlvXCyYGFW+LbWLoSy0bxafTuKyI7JIAXjHt4DgaeiW8dcwSPi6A04= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=m1XL9iC3; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="m1XL9iC3" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4853fd7b59aso34223125e9.2 for ; Tue, 17 Mar 2026 03:16:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773742596; x=1774347396; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=76nwZRfzqbWoxhYW9lhr3JLOZbPSRfqUV7stW3roFzQ=; b=m1XL9iC39x+J0O/d5l6Wev6UUJzzZxAQX2Tn5I7RkJsNNBYbcl/0CFPlrZMWICEjWh HwZXy56ZoCIhjV1Zqpb7S1ZXJ5Uh102Zz9nNAltD15JcXmbEU0yZJtpqlrc6WhkevQ90 vBlkxLsjncgDygZ8q4+fh/RN5toi89ckPhHVDzuCs6Y1j+6mJVlJVQcxXyHelak3JSlA 4DaY5PZAabpZrqxt6sl1nVFlkqM2/qoaR0pndBsDxyMWrI8kkteeaf9iU6DB6dqlC+HN mWULH41zfjl8mR+5AUZlh3QChjOMrj9bbw4G3MpKUThKC3/fE+Ng6/4VZf++WO7KlCnv OoFg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773742596; x=1774347396; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=76nwZRfzqbWoxhYW9lhr3JLOZbPSRfqUV7stW3roFzQ=; b=DmT0C3Ofe/+EwgikiO6FsANVKQah3+jyyN77lNz8e+hrmY7dk4o/AIMZfpVPuVuayG Yl2sM+3bGdvkp3dwyz+fVORr/NaIO5z7XLp3A/pV9KsISpmOhXc4RHY9Kl41RsxAeGcS 6Itdp2BiChURBUlW4qYXZdcIomFBk1zLzj6D1L4zxF8d4r6j/FRXCfeTBNOQxAOVkQdQ 21rfBGBwfB9OH+ttGl5RK0wFXCrcfFfkg2xFJVIXP/syAMMRMZWdAXbg0ws14V9P/FuB LQ13OJqYK3WvvJGVYT4qLEB2QxPBOOAoiXNzj18wayDGOBGpP17Go6Xo7gCX4gz7S/Cj oFhg== X-Forwarded-Encrypted: i=1; AJvYcCVDDuif8BtJXfCgKX64wAHRLFK2FqRjsBOZUG5ewMecO8ibzBna05CAX9mEJW+LKzuxyaLMw5JZX8tMFtc=@vger.kernel.org X-Gm-Message-State: AOJu0YyMmNK8Qr7MBJ6foaSXsDigzhoG2a5KH2U6D/22A31ZD3HzjPMw aXRvhyX5SRAuKeWV7S/8d6xbQIKydFBSeE+cICKyEBagOnRxjkO41LLn+nAL3A== X-Gm-Gg: ATEYQzx+TaQF1K/IaSxOST/jllfZ3rBIsdSk+tEZS7cVZflOSS5HBNPrv++kJ8JNyel bE6PnxFGxHbbXAgUHfUYI6sZOXn5UQVjxceaMgxv9mRAm78r8pKqZC4TCXWwZct03GNvEYuF5hq fs2KGuOFQZiYUrhBExDHBQWnzCO1MQAqRsOl4Z/aluVubJLHAv0wj1EhS8OgIXrc4aEc2mQkGt/ fdjej8EruHQceTArIAabwS+oonyMmQbZCJWZ49OwTYuOxW2eaijE4HHNmCtwNdeFrRG52OTntw5 az4FtAxVdGduRTdYnHB9lKGtXMPi5ib6tbH1+DaF/TPzAALOGUqpTk2h3A2cx19cj9z5306SACZ 9lzWHfOrVYZ4Z7GEQbNuI5tjWQCpwIJQM9nugoWZ7F8QID5Qil3Z2CxsH/0YipLVFTGFprKvS7r zxvsPxPPJ+vz8VvN6zh3ap6wew1Wwc0jVVIG/7YcIL4Sny5+iE X-Received: by 2002:a05:600c:1395:b0:485:2fc5:3a5 with SMTP id 5b1f17b1804b1-48556709d85mr263951195e9.26.1773742595809; Tue, 17 Mar 2026 03:16:35 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:e16b:fc56:e220:9aa9]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4856eaee510sm53903275e9.14.2026.03.17.03.16.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 03:16:35 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Geert Uytterhoeven , Linus Walleij Cc: Biju Das , linux-renesas-soc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar Mahadev Lad , Biju Das Subject: [PATCH v3 5/8] pinctrl: renesas: rzg2l: Add OEN support for RZ/G3L Date: Tue, 17 Mar 2026 10:16:18 +0000 Message-ID: <20260317101627.174491-6-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260317101627.174491-1-biju.das.jz@bp.renesas.com> References: <20260317101627.174491-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add support for configuring the ETH_MODE register on the RZ/G3L SoC to enable output-enable control for specific pins. On this SoC, certain pins such as P{B,E}1_ISO need to support switching between input and output modes depending on the PHY interface mode (e.g., RMII vs RGMII). This functionality maps to the 'output-enable' property in the device tree and requires explicit control via the ETH_MODE register. Signed-off-by: Biju Das --- v2->v3: * No change v1->v2: * No change --- drivers/pinctrl/renesas/pinctrl-rzg2l.c | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) diff --git a/drivers/pinctrl/renesas/pinctrl-rzg2l.c b/drivers/pinctrl/rene= sas/pinctrl-rzg2l.c index 8163232a36dc..4ebcfee58a91 100644 --- a/drivers/pinctrl/renesas/pinctrl-rzg2l.c +++ b/drivers/pinctrl/renesas/pinctrl-rzg2l.c @@ -1198,6 +1198,23 @@ static int rzg2l_write_oen(struct rzg2l_pinctrl *pct= rl, unsigned int _pin, u8 oe return 0; } =20 +static int rzg3l_pin_to_oen_bit(struct rzg2l_pinctrl *pctrl, unsigned int = _pin) +{ + u64 *pin_data =3D pctrl->desc.pins[_pin].drv_data; + u8 port, pin; + + if (*pin_data & RZG2L_SINGLE_PIN) + return -EINVAL; + + pin =3D RZG2L_PIN_ID_TO_PIN(_pin); + if (pin !=3D pctrl->data->hwcfg->oen_max_pin) + return -EINVAL; + + port =3D RZG2L_PIN_ID_TO_PORT(_pin); + + return (port =3D=3D pctrl->data->hwcfg->oen_max_port) ? 1 : 0; +} + static int rzg3s_pin_to_oen_bit(struct rzg2l_pinctrl *pctrl, unsigned int = _pin) { u64 *pin_data =3D pctrl->desc.pins[_pin].drv_data; --=20 2.43.0