From nobody Thu Apr 2 11:09:49 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 76BB439184D for ; Tue, 17 Mar 2026 07:37:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773733078; cv=none; b=PpI9sY/j43MuFlJjUcdO9c2AHdThXtbXQ2ZjdjY30FcMEUQC+KGCGWSbQI57rIzC74k9pa/e6wbvKZTDyMYqirYz7JGkkr5gehNFtfKrjKh8CZUZ9hrHtCqdnyMh/QYV7YMnZ5c72ez6j/j/hgWJTGRlHn9T892F9oTo0C7PltE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773733078; c=relaxed/simple; bh=XViG1o7NK/fekQIuGZGdtzGD27y9g0O5/gvLZEfBBQo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qGWAeqMuQ6FSYD/RrZ4ChK8ddzeZggb4emocUBmc4RvVSK1SLKgh4UJBaYVqtHibLQFOLykNskKiAGm2hBEbA5/cjIQP66mnOqQ/cWIfOL3ryTrntJ9zYXfcLYOocVuHSYw4JUuvkv1UT9kZSzw0+tpPaXFgq8/sw4JPrZ9f6ww= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=UdHZxrn8; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Lm5rCSzK; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="UdHZxrn8"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Lm5rCSzK" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62H7EARM2375310 for ; Tue, 17 Mar 2026 07:37:57 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= NvM9E+8JJx3jc2ADC9jNU5WrRrtGusv/wpsibJtmLio=; b=UdHZxrn8vCKJpxPi xsI6AQT9Jamc3I1bSv/bKB6m7lIxAzhywkcRCwQB4YmitYKlUaxHoXmURq7FKH/F yQGY6YHhe0NXgZ6/QHZwvuH03BN7mSGRHNkMQOEL1GsXY14s5/9j1mtI6gsm/+j2 gHZ0jRbZ1Z40/cSR4F1pa9CrlXXyt6m+hCmI9aNbYeEUqcJXBFZ3C7+Q9f/3WqlT iYFsU1cTN1NdZGTRbpcDO0ainHB3snCG8OHVSC937jXuxnI6sWgyA2QEiQi7qSrh Eu2Cg0S+EixqRr4VGA2y4/mviavjK4uCdKcvEOGVY3wpkmGop74NmUCeX5oCuaL0 Fu6/ng== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cxkby3565-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 17 Mar 2026 07:37:56 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-35b8da51b3eso3078480a91.1 for ; Tue, 17 Mar 2026 00:37:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773733076; x=1774337876; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=NvM9E+8JJx3jc2ADC9jNU5WrRrtGusv/wpsibJtmLio=; b=Lm5rCSzKHdeGROx7PmkN97r7suCevJ0Y7galv3A6/HPe1+7g6A4c52JOBaaX2SJxMN vquM7t541nnmQsVG59ZponqnJd9aoq+wJVmKsfj91t2fbbs0M47XGkXpW67gtX26/BmD VcjC3wxrO8stb5qpNMVNj21p7zvxXAYu7SkNfm+HgOLJKa0C2xu9KsySG1jZOxWcWCST /gTX5GNAHlW4R+5PKVftw2w74qRKapU3/OIol0CkUp7OEqhxurPrcgl8f36T5lDF6Ct0 3TFkvd38+xONOHw5CJgGSE1DTlMa2IDWEqaX9ASbI9BErPsVKwhxfrYWmic5L5N5Q8RS 5tFw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773733076; x=1774337876; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=NvM9E+8JJx3jc2ADC9jNU5WrRrtGusv/wpsibJtmLio=; b=d3z6+4c/+4JYPkyHKI/9RKlPCNy5LvJ1HVOJDZGYggZ0nsODNXEjLum+yIn3XJrxhf Qgz4eTIfzi9r6v15kyF5X8Gem+mhR9zXquPf9df0Xi+tMzs1BWahlgiWzQuo+OlahRyd LglhsKs+IOrmBP36kFfzyLcGbzTMLOuYrKuNvHSEF/k/IAbR3DkuvIJBAn4SXxHcIsC4 Nh6CZxFOWQq1Kppp1OPczfiDGP38nWzzd1CIyWPVXC4koN1H0+4MmWg4B8N2ftcUbZ+1 ZRndvoNAMcH5LybIZt2FlrZuW9kD7fnjOKcsgE+R34+h1XviBiX1DxKmZxlioBdKBkyW yj9g== X-Forwarded-Encrypted: i=1; AJvYcCWU0h1XaqzPz1NdRcBTb8q8EHLeUJnQKqUVR28wrTyXS3ydvL2L3DwhyZfWPDxXmWlwVhBnxDP/DOgyiJg=@vger.kernel.org X-Gm-Message-State: AOJu0Yxw+AFvVU7OxjfaJkjDbsYCVBP30mpOBdVc7/Fiid/9oHstGEn2 N+kSHjlgnM13NYqjjdQlN4sEObuRZn47tp0Y5/yMzVuaNXCTwP/2+F1jNKpk8wH08YAiL31SZQT 04i+1PtBuKA2Zws+Xp7oqMk+dhQ/NnxrcSL9jSKkEw0dr4xbRvhRM6PTsvMbOITTypt8= X-Gm-Gg: ATEYQzz8tPIRyxLs2YsiJ9lMuW2ifpo7YWrk9lMCB+GI/ZEBTcjLOcfCj3iYOrINCC9 9tLHNmAvEdNMaOz4KOhOzQAlWShEc52c2s7Ouz4L3I59dX/0mHQFTQbyWTrygRMBgZqssQL/o19 1hIw98fB9ZQxTXB4iPmaHrgI3z4J4E/4s15nNn1dQfQ1KFn7ds/VOWhPQy5JC4Ya9jA21w2IKvK 2/ZgjrMyJyu9i+OjcFAaKHwWQcUkyjrZx8xKwRLlUrH8LzYjDjYwkN6VZsO3WlQq5Ao9o3e2bPi 1P7n8lBy+giiWUpjOZrRuBsKRfb/AXCTccqpg6i14Ho4XVfyjAVFOgZKqNyr1ygF7+FJ8GRbge7 g1MFVzqHirEN0nDRxozrw4dMK/D1kFcNOXXXmiOxHOPx0sPNLPI06V+JnQw== X-Received: by 2002:a17:90b:1cc4:b0:35b:9958:4edd with SMTP id 98e67ed59e1d1-35b99585066mr6374920a91.30.1773733075966; Tue, 17 Mar 2026 00:37:55 -0700 (PDT) X-Received: by 2002:a17:90b:1cc4:b0:35b:9958:4edd with SMTP id 98e67ed59e1d1-35b99585066mr6374906a91.30.1773733075449; Tue, 17 Mar 2026 00:37:55 -0700 (PDT) Received: from hu-sushruts-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-35bada2bfdbsm1954913a91.3.2026.03.17.00.37.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 00:37:54 -0700 (PDT) From: Sushrut Shree Trivedi Date: Tue, 17 Mar 2026 13:07:07 +0530 Subject: [PATCH v5 1/2] arm64: dts: qcom: qcs6490-rb3gen2-industrial-mezzanine: Add TC9563 PCIe switch node for PCIe0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260317-industrial-mezzanine-pcie-v5-1-1358978517fe@oss.qualcomm.com> References: <20260317-industrial-mezzanine-pcie-v5-0-1358978517fe@oss.qualcomm.com> In-Reply-To: <20260317-industrial-mezzanine-pcie-v5-0-1358978517fe@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Dmitry Baryshkov , Sushrut Shree Trivedi , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1773733066; l=5090; i=sushrut.trivedi@oss.qualcomm.com; s=20251127; h=from:subject:message-id; bh=XViG1o7NK/fekQIuGZGdtzGD27y9g0O5/gvLZEfBBQo=; b=/FLTOKIVA2QiQNYEZ17ax+GVVvt30NlW+UiO//hedsEKit1d3Bqkhy7DfJ9p5h2StytmV/1+b XQSmre+f15/CiOLWRZ46G8+L9o86GRQrYFVpego+WWZ4qDKHIs9BIz0 X-Developer-Key: i=sushrut.trivedi@oss.qualcomm.com; a=ed25519; pk=OrUHTxBaSg1oY3CtCictJ5A4bDMNLRZS1S+QfD9pdjw= X-Proofpoint-GUID: rrQP6EUvAWprJ5ud_cndHgps6zNbAaob X-Proofpoint-ORIG-GUID: rrQP6EUvAWprJ5ud_cndHgps6zNbAaob X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzE3MDA2NSBTYWx0ZWRfX6YGhuYPewwuA qxVgbIIRT4rBjvALsmszb88yNWAb8IhPjZHviAcAYMCLnPf6yEZ/DgJ906uMN6M69GT/D/SgiB5 GK3WoGE0P9+cP0i/cTbctos44gNkdHiyHGRYanIi0x535lrtYQSGd2yB5GK1STyYzqDoR50J8GM /tfo34jxZvDbtaCgDWi94xsH84wsHC+m4wm9l/Iiwpt+u2BNCC3Vd8NJP0sbKQywQcbLJoghBz2 MASqY+gUuZMm/UBKJ9pNtMd1zI1aEtirnstMHn+F8ViztIpcj6JdNykg3fg6g8jmSFRk8RXsUGO Pw1UoKBkVV66CBtneh2xVOnx7lJ5DcVVJTQxcioONFmt+WWqDWajmrPSVBZMMdNQ3PzI387uwwn sfq/brQLhqadq6VAE0tMA/T3RCp1tc21d89HaeczyvLhQoLlOlB/Wj+PB3LhXjY1cdvntoD141p WDg/4swVHpCbE6E6aQw== X-Authority-Analysis: v=2.4 cv=ZpLg6t7G c=1 sm=1 tr=0 ts=69b904d4 cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=RBLAtJqH_bkH6XPhXP4A:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-17_01,2026-03-16_06,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 suspectscore=0 bulkscore=0 clxscore=1015 priorityscore=1501 malwarescore=0 impostorscore=0 adultscore=0 phishscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603170065 Add a node for the TC9563 PCIe switch connected to PCIe0. The switch has three downstream ports.Two embedded Ethernet devices are present on one of the downstream ports. The other downstream ports route to M.2 E key and PCIe x4 connector respectively. All the ports present in the node represent the downstream ports and embedded endpoints. Power to the TC9563 is supplied through two LDO regulators, which are on by default and are added as fixed regulators. TC9563 can be configured through I2C. Since PCIe0 now routes to TC9563 instead of WCN6750, disable the WCN6750 and WPSS device tree nodes to reflect the actual hardware configuration and avoid probing issues. Signed-off-by: Sushrut Shree Trivedi Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio --- .../qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso | 167 +++++++++++++++++= ++++ 1 file changed, 167 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.= dtso b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso index 619a42b5ef48..ad2795668ec8 100644 --- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso +++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso @@ -5,9 +5,37 @@ =20 /dts-v1/; /plugin/; +#include #include #include =20 +&{/} { + + vreg_0p9: regulator-0v9 { + compatible =3D "regulator-fixed"; + regulator-name =3D "VREG_0P9"; + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <900000>; + + regulator-always-on; + regulator-boot-on; + }; + + vreg_1p8: regulator-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "VREG_1P8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + regulator-always-on; + regulator-boot-on; + }; +}; + +&remoteproc_wpss { + status =3D "disabled"; +}; + &spi11 { #address-cells =3D <1>; #size-cells =3D <0>; @@ -19,3 +47,142 @@ st33htpm0: tpm@0 { spi-max-frequency =3D <20000000>; }; }; + +&pcie0 { + perst-gpios =3D <&tlmm 87 GPIO_ACTIVE_LOW>; + + pinctrl-0 =3D <&pcie0_reset_n>, <&pcie0_wake_n>, <&pcie0_clkreq_n>; + pinctrl-names =3D "default"; + + iommu-map =3D <0x0 &apps_smmu 0x1c00 0x1>, + <0x100 &apps_smmu 0x1c01 0x1>, + <0x208 &apps_smmu 0x1c04 0x1>, + <0x210 &apps_smmu 0x1c05 0x1>, + <0x218 &apps_smmu 0x1c06 0x1>, + <0x300 &apps_smmu 0x1c07 0x1>, + <0x400 &apps_smmu 0x1c08 0x1>, + <0x500 &apps_smmu 0x1c09 0x1>, + <0x501 &apps_smmu 0x1c10 0x1>; + + status =3D "okay"; +}; + +&pcie0_phy { + vdda-phy-supply =3D <&vreg_l10c_0p88>; + vdda-pll-supply =3D <&vreg_l6b_1p2>; + + status =3D "okay"; +}; + +&pcie0_port { + #address-cells =3D <3>; + #size-cells =3D <2>; + + pcie@0,0 { + compatible =3D "pci1179,0623"; + reg =3D <0x10000 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + + device_type =3D "pci"; + ranges; + bus-range =3D <0x2 0xff>; + + vddc-supply =3D <&vreg_0p9>; + vdd18-supply =3D <&vreg_1p8>; + vdd09-supply =3D <&vreg_0p9>; + vddio1-supply =3D <&vreg_1p8>; + vddio2-supply =3D <&vreg_1p8>; + vddio18-supply =3D <&vreg_1p8>; + + i2c-parent =3D <&i2c1 0x33>; + + resx-gpios =3D <&tlmm 78 GPIO_ACTIVE_LOW>; + + pinctrl-0 =3D <&pcie0_tc9563_resx_n>; + pinctrl-names =3D "default"; + + pcie@1,0 { + reg =3D <0x20800 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + + device_type =3D "pci"; + ranges; + bus-range =3D <0x3 0xff>; + }; + + pcie@2,0 { + reg =3D <0x21000 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + + device_type =3D "pci"; + ranges; + bus-range =3D <0x4 0xff>; + }; + + pcie@3,0 { + reg =3D <0x21800 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + device_type =3D "pci"; + ranges; + bus-range =3D <0x5 0xff>; + + pci@0,0 { + reg =3D <0x50000 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + device_type =3D "pci"; + ranges; + }; + + pci@0,1 { + reg =3D <0x50100 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + device_type =3D "pci"; + ranges; + }; + }; + + }; +}; + +&tlmm { + pcie0_tc9563_resx_n: pcie0-tc9563-resx-state { + pins =3D "gpio78"; + function =3D "gpio"; + bias-disable; + input-disable; + output-enable; + }; + + pcie0_reset_n: pcie0-reset-n-state { + pins =3D "gpio87"; + function =3D "gpio"; + drive-strength =3D <16>; + output-low; + bias-disable; + }; + + pcie0_clkreq_n: pcie0-clkreq-n-state { + pins =3D "gpio88"; + function =3D "pcie0_clkreqn"; + drive-strength =3D <2>; + bias-pull-up; + }; + + pcie0_wake_n: pcie0-wake-n-state { + pins =3D "gpio89"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + +}; + +&wifi { + status =3D "disabled"; +}; --=20 2.25.1