From nobody Thu Mar 19 05:18:50 2026 Received: from mail-lj1-f175.google.com (mail-lj1-f175.google.com [209.85.208.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 956303164DF for ; Sat, 14 Mar 2026 09:22:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773480156; cv=none; b=ISyNknz5708ASbDeJfXRqODxTzwfhjCG7k7wQcFdg+JrMEtLODe4JoWYH81ieAg8IysPqvrsNx/KmTc2Ws0aZlBcfK4v70RKu5G/EquucexC0l5oKck4SVxMMXSTqpXGO74W6isOUXxsuUE2tBPnj8smi5gvQPngzZNOsLN8VMI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773480156; c=relaxed/simple; bh=Lh7Dkm+/uvcdStnc/oNui4Wy85cMEfrtDS4KN8XCm1g=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZgxQxjBaIo3Po40Re4xGMUYLoBJ3FR6x04/rqpFbJdQ2gXH435GxfR3ZtYgmS0NZ2eO6bKVhQUBs1p/4LdnWccXGxjvvfVX25IpiQ1C/aQPzaNYI/BwSkAxi6CjkcujpTa4oxlBPR7YtHG2BXjzftXTYr+1UdHJizj+FVz//9xA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NWEsfy8R; arc=none smtp.client-ip=209.85.208.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NWEsfy8R" Received: by mail-lj1-f175.google.com with SMTP id 38308e7fff4ca-38a2a59baa6so24864951fa.2 for ; Sat, 14 Mar 2026 02:22:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773480153; x=1774084953; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=eSO1H+xcwrtQSAme0jF26QT4KzRAqEvRrObp3E2vgew=; b=NWEsfy8RS4s0LH5p+ddFy0yxBu3c5ph/3bjNXNucNQKTVlTwZPLEL6SKTuHnRnw36n en6u2dyyqu9BCxrcDd4t8okcUGTf0aIdAF5YOVmoIw9U76YpJf7I7UZznMKL5k9Axosu YXntR5buLGjiJDJSKIjbJu3HvIx+SLE+O+/phv+id94t3N64NLJopo+SnHDnPgehg9Mr bG+raRHGl3ajW71V8v0PEOP/5tK/CXcnfWmK6nMoCQxZmLbeFr/gtwZ2OrbRQGhT9V3P TfDvS5S3oMfRtsm4FsH2yqaOZ60hY3oP5MFpdf43Mb6uGiShNH/85AdVdXTqSrzzS7xo lQsg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773480153; x=1774084953; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=eSO1H+xcwrtQSAme0jF26QT4KzRAqEvRrObp3E2vgew=; b=ZoSFXTolIfHUqQNYHxh+jewIdqcVVhBt0770WT6zC4GQywebgQ/vWqtYNr4n1ryMGa bhIzbWcCymt9oi6CaOeRHegIpSnrOGpJdeJkTOTbbSE2Jx8LfXIJa89icI3Xa20FyAj+ t8P4SK7LCmqXa2jt9DRSGJzOtJinZFgEbE22kt38re706qLkiVH9MzkVQHg4a9lPYQ5W /Lxl5kb+oZJru8vZ/5TMrLc66viFN2CVvLaWTf3aNUVBUbPpdsUJ0ms6Mxvh4OYGK3kD mXlEUCwyVErifZK6H/1ziZa5vUWofmyAQUbcctOegiShX0xMN6/Ub+WUmk5GQ4qDB96t e/hA== X-Forwarded-Encrypted: i=1; AJvYcCXHQqN6xvgWEBJybsFRDgOzuBITbv4RjhBEcL7yN7xB/g1wwL01WrtLjf7Gm2uZxiGh6KFLiU1fwGUF5g0=@vger.kernel.org X-Gm-Message-State: AOJu0YzLLrPDLt0S977wfnp518ZrPL4pEttV36hg0dJ+1c60dwCsshdM hU6JFbTlCpTTnkqL1F88sTksDzvkrgxuQK0mb89fJB5sbQukejS8tKlq X-Gm-Gg: ATEYQzyomzKL8kV7LV2DkdP9csRc/FBvZND8HiEm8jjfEaWFJqPfPgKMV53v90Z1c+I jjmW+8F5fhFWM1T2t2bregafb1vbZPqWJYgc9USmWxnEY3nawdmNyTWvloyhYaNrE1c/JclllWQ smec5E5AAgcrsxrjeAdvJS9dCsO7P4YHAHSq7ztSyME2IXxNb9nXrjrWTtVlTwlcc3A3mrb+NKt 6cikUjSORy4ZMeEBnAel9L2QpcXPlbagfaqlIgvzN8qYcLQq+hyKgqOk2owdhNOqzYJ2FPWSzm5 YQ1cj2pdDb9/H/MK3ixJsJLhTuWw7dS8S2z0ei5BUxo1cnAI4XYaXe00VnLxobYQzqJtaIVVzFp riHiqSrKm/NIYXIY4uJD11g7y3WkXekzIB6cJWy4tnuF5WEfU+/qM7PwY5hwkbQOPIrlJOeBVNz i4Gm0lkYd2cFhGhHiLkdfsH2iZc71GT5cKZ+maaCS3kaPyv8NZOXxyfzEcgdL5ibo1qvq5bOfek 5/vPuo= X-Received: by 2002:a05:651c:3242:b0:389:ff39:d36f with SMTP id 38308e7fff4ca-38a896663e5mr20481001fa.8.1773480152498; Sat, 14 Mar 2026 02:22:32 -0700 (PDT) Received: from [192.168.1.135] (83-233-6-197.cust.bredband2.com. [83.233.6.197]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-38a67e5ec94sm18454261fa.22.2026.03.14.02.22.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 14 Mar 2026 02:22:32 -0700 (PDT) From: Marcus Folkesson Date: Sat, 14 Mar 2026 10:22:43 +0100 Subject: [PATCH v8 4/5] i2c: davinci: add support for setting bus frequency Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260314-i2c-mux-v8-4-fb1738a4df0a@gmail.com> References: <20260314-i2c-mux-v8-0-fb1738a4df0a@gmail.com> In-Reply-To: <20260314-i2c-mux-v8-0-fb1738a4df0a@gmail.com> To: Wolfram Sang , Peter Rosin , Michael Hennerich , Bartosz Golaszewski , Andi Shyti , Andy Shevchenko , Bartosz Golaszewski Cc: linux-i2c@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Marcus Folkesson , Bartosz Golaszewski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=3885; i=marcus.folkesson@gmail.com; h=from:subject:message-id; bh=Lh7Dkm+/uvcdStnc/oNui4Wy85cMEfrtDS4KN8XCm1g=; b=owEBbQKS/ZANAwAKAYiATm9ZXVIyAcsmYgBptSj+uCJIvW+lUyvN1DTR+9pw5rD1oPcFBJd9x 1nuXwaGxiCJAjMEAAEKAB0WIQQFUaLotmy1TWTBLGWIgE5vWV1SMgUCabUo/gAKCRCIgE5vWV1S MhQZD/sHVDGLWGQz/rWMZl6TcG+2SxgXoflaNlMTf+9HfNzomB/WDqheVJpLoxDWh5iEwNXutiZ /DgfKzqGuSOn3iEvj7s8BUcZrvBvhpsq/sRDTT0IFZwBa2TmdVpPhYfKEzSyZ/IZGnp/IL5s1Cw iEMsMwEAb70BG4Gg1ilq3tht6S94zis2zZvJ05IW8VcKMwYr0hUSnj5DryTk2ezOEIu3VIyQmTU GSCoqlhQC2m8dyaPs/LulYuIWXnrW1UAw0hVphSjYnv5lJfQ0UAMkRPF0bRoR7MFK0yWsrF35TC bvODG0nal5qsZdVDsWEHl6H6JHvU+bKK8HR3+LCJD42H58CkR24NukoCSU3xFbdPO5N0Wxxx6zv PDcP00RPve20HdiXIpprLCkno7w+Hg5plcX6yHOwH0d+9FDCfj/qLGTmf4+Xq/rg33qV2RHX+5i E4TAYLNtopB3xGeSZpDF7an18Z2Bm/Whq6Ts2c5/0pIJD6NrnqkrHiz+I6263E3vBlXEGBcn9pg Cl7jY/3ErUwyvF9epMwo2rM1kvoi/0yUJRrYanC3tMu4QRVox5nB+VK6MLTN7EMjlJqov7HrRNM BpbzImykbv5BLCd8LH2ia6RCf5EwxSDpLxFUxPfpBcnMnMJi+7J8KwACRweT5+GF4fE366haoaV kOzKtpnTA+6lUXA== X-Developer-Key: i=marcus.folkesson@gmail.com; a=openpgp; fpr=AB91D46C7E0F6E6FB2AB640EC0FE25D598F6C127 Populate adapter with clock_hz and .set_clk_freq() to enable support for dynamic bus frequency. Remove bus_freq_hz entirely and only use clock_hz instead. Acked-by: Bartosz Golaszewski Signed-off-by: Marcus Folkesson --- drivers/i2c/busses/i2c-davinci.c | 36 +++++++++++++++++++++++++++++------- 1 file changed, 29 insertions(+), 7 deletions(-) diff --git a/drivers/i2c/busses/i2c-davinci.c b/drivers/i2c/busses/i2c-davi= nci.c index 549fb22cdf4f..72bc3b286d20 100644 --- a/drivers/i2c/busses/i2c-davinci.c +++ b/drivers/i2c/busses/i2c-davinci.c @@ -132,8 +132,6 @@ struct davinci_i2c_dev { #ifdef CONFIG_CPU_FREQ struct notifier_block freq_transition; #endif - /* standard bus frequency */ - unsigned int bus_freq_hz; /* Chip has a ICPFUNC register */ bool has_pfunc; }; @@ -171,6 +169,8 @@ static void i2c_davinci_calc_clk_dividers(struct davinc= i_i2c_dev *dev) u32 clkh; u32 clkl; u32 input_clock =3D clk_get_rate(dev->clk); + u32 bus_freq_hz =3D dev->adapter.clock_hz; + =20 /* NOTE: I2C Clock divider programming info * As per I2C specs the following formulas provide prescaler @@ -207,9 +207,9 @@ static void i2c_davinci_calc_clk_dividers(struct davinc= i_i2c_dev *dev) if (device_is_compatible(dev->dev, "ti,keystone-i2c")) d =3D 6; =20 - clk =3D (input_clock / (psc + 1)) / (dev->bus_freq_hz); + clk =3D (input_clock / (psc + 1)) / (bus_freq_hz); /* Avoid driving the bus too fast because of rounding errors above */ - if (input_clock / (psc + 1) / clk > dev->bus_freq_hz) + if (input_clock / (psc + 1) / clk > bus_freq_hz) clk++; /* * According to I2C-BUS Spec 2.1, in FAST-MODE LOW period should be at @@ -267,7 +267,7 @@ static int i2c_davinci_init(struct davinci_i2c_dev *dev) davinci_i2c_read_reg(dev, DAVINCI_I2C_CLKL_REG)); dev_dbg(dev->dev, "CLKH =3D %d\n", davinci_i2c_read_reg(dev, DAVINCI_I2C_CLKH_REG)); - dev_dbg(dev->dev, "bus_freq_hz =3D %dHz\n", dev->bus_freq_hz); + dev_dbg(dev->dev, "bus_freq_hz =3D %dHz\n", dev->adapter.clock_hz); =20 =20 /* Take the I2C module out of reset: */ @@ -279,6 +279,27 @@ static int i2c_davinci_init(struct davinci_i2c_dev *de= v) return 0; } =20 +static int davinci_i2c_set_clk(struct i2c_adapter *adap, u32 clock_hz) +{ + struct davinci_i2c_dev *dev =3D i2c_get_adapdata(adap); + + if (adap->clock_hz =3D=3D clock_hz) + return 0; + + adap->clock_hz =3D clock_hz; + + /* put I2C into reset */ + davinci_i2c_reset_ctrl(dev, 0); + + /* compute clock dividers */ + i2c_davinci_calc_clk_dividers(dev); + + /* Take the I2C module out of reset: */ + davinci_i2c_reset_ctrl(dev, 1); + + return 0; +} + /* * This routine does i2c bus recovery by using i2c_generic_scl_recovery * which is provided by I2C Bus recovery infrastructure. @@ -755,12 +776,13 @@ static int davinci_i2c_probe(struct platform_device *= pdev) dev->dev =3D &pdev->dev; dev->irq =3D irq; platform_set_drvdata(pdev, dev); + adap =3D &dev->adapter; =20 r =3D device_property_read_u32(&pdev->dev, "clock-frequency", &prop); if (r) prop =3D I2C_MAX_STANDARD_MODE_FREQ; =20 - dev->bus_freq_hz =3D prop; + adap->clock_hz =3D prop; =20 dev->has_pfunc =3D device_property_present(&pdev->dev, "ti,has-pfunc"); =20 @@ -800,7 +822,6 @@ static int davinci_i2c_probe(struct platform_device *pd= ev) goto err_unuse_clocks; } =20 - adap =3D &dev->adapter; i2c_set_adapdata(adap, dev); adap->owner =3D THIS_MODULE; adap->class =3D I2C_CLASS_DEPRECATED; @@ -809,6 +830,7 @@ static int davinci_i2c_probe(struct platform_device *pd= ev) adap->dev.parent =3D &pdev->dev; adap->timeout =3D DAVINCI_I2C_TIMEOUT; adap->dev.of_node =3D dev_of_node(&pdev->dev); + adap->set_clk_freq =3D davinci_i2c_set_clk; =20 if (dev->has_pfunc) adap->bus_recovery_info =3D &davinci_i2c_scl_recovery_info; --=20 2.53.0