From nobody Tue Apr 7 09:26:33 2026 Received: from mail-yw1-f174.google.com (mail-yw1-f174.google.com [209.85.128.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EB75E2E62B7 for ; Fri, 13 Mar 2026 19:48:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773431300; cv=none; b=rBbavqK+zR31W+oLZxOCpysge27OsJmm42tBmgpOrVxtr4+n6U0ehKhBw4HKavyBasPbo1FVSdz+TzCWk1IUn/NIn2GPgD77X9mnWZGVrqpKPHH2Fe0hlutfQpKUaERJWQttqppxlQKQJBWX6OSoIrPYx/X34AbZqH+e8kfmaYo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773431300; c=relaxed/simple; bh=59/FT/ZRiirhnPJyeScbEpjQE+bQSYnEDUDWDN0QaGA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=m0ibcVUo/tdeNR59Fz96LrhdmnIzhzSpfXCItHWPU3FVnpPATEQFXrubi4Psr6ThtOg1dUf+1AswU9eufcFwb087BSD+tEq7KkVdDaLNCJBQckf+UQQL79LnrYdZrkOOSEx/S6QQYrPD7NC69tB2gI2DOlZwiOqk+uitCI4YPoU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=nexthop.ai; spf=pass smtp.mailfrom=nexthop.ai; dkim=pass (2048-bit key) header.d=nexthop.ai header.i=@nexthop.ai header.b=W25RtGVQ; arc=none smtp.client-ip=209.85.128.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=nexthop.ai Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nexthop.ai Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=nexthop.ai header.i=@nexthop.ai header.b="W25RtGVQ" Received: by mail-yw1-f174.google.com with SMTP id 00721157ae682-79a2ee65171so1681607b3.2 for ; Fri, 13 Mar 2026 12:48:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nexthop.ai; s=google; t=1773431298; x=1774036098; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=DI/lBNvmQEarIeV0+efxvYzBpNM+n0lrFVQtTAAmvzw=; b=W25RtGVQg7caYdLtS2P/F+sULe+inwz8LJKf9BfuLN4s9OFsJR9ElWc8jivxVC/Xb5 H2NVceIV5SBrdJb20h4UpRPNiBRdOS8bYZ8XCgmXUpqrJnU1w5BN0C15zC4USb+Om7Qj Wpxbe+37se54eYEaYCRKS5jCuTQ1aVlKnXaHjwpADSIr8SPH+XQNx88gmv1NGU33Yxzx KhGO4WeV8TwaQJt7XlHMqXcTIizOdCv1Eit0mNG/JaM84i/mWdtaw8uxwGVg13vGEvm2 PydYiqu8a61cHQQ4D6MofKV/m9uFsg+4B7uK9dyaG2rgSBoDlDVZ2xFnoi1JaCx19szD +JjQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773431298; x=1774036098; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=DI/lBNvmQEarIeV0+efxvYzBpNM+n0lrFVQtTAAmvzw=; b=kiUQUuMnEYolaLgZehUyrir9+VEEzV/JHLVafccRGOGQ7BX1tIVQ9okpbxPHGoYz8j LLUSlBnq2FapuyCMUF01veDbROhfvIBxTDkrvSXSKZx7jkJh3ivc6WiPDAS+W5gG41Yw TokSHfxU+ip6h8t6BXk85LuEgvK8w9s5HSF7l+lRt+N1bhkDEJNc81I1J2UdsQVJ6bJ/ vNt2bCWRtAoegBx8ml/gF7lNGprn7x+NLbA44v73y9bnEyXLMPmGdqRjxUytfLjEdlsZ X3QAKj10+lNCdlIAxlqMwxHAaG32q8yEA6v6SaUsHx6+77VH8O/wk1a/MiQI0XyLJ3yD +etg== X-Gm-Message-State: AOJu0Yz69n4PsStcH+M1f3KbOP0KnU0KnIXpXLFPQysKUf5JN552i+pw pbwU2DLPJ3X31CPYe4pZNLf/wizRsZq8+eAfISvPQ1+4WSN/2mxgbPBQLqcPBUROsQA= X-Gm-Gg: ATEYQzyo7PEyjg3sWzgpUaG3n6bzqSKYR7aE6ILzqh9+r5e1KP75qwp3/VMMN4rH72N OH7ScY5teAXOQBDLf5oyczhUpE8t47z7fIebUEDwxE1wjWW5i700L9YhTt8PLm4s/5nhyL/xfLN mpEfrtxxWW2PBooQBH9ZFlcpa0utQuq16ETz+cAiF5wvIR8aBOFHCzh4w8pmszAfr9xbk+8Ly7O QacktNZ0dlYpXFTSf+3FWP6y9ysYLpV2Z1C8UzTlZLko4MmXKABc2ZOhWrZUIm1zHr4uiw+3VRu f6Ta345hdzt5h2IkTm50b6DDIhgIBNsN3BllOOoWZesQK8ll4HFOeJbxLpIEJs5xSUqIDiAdCSW C97LBtn2uqr7acUw49qzElvPGelsJ3hPuvx/twiWpc1DccB7UnzvQHjevxhqYzUw5YTQ6nJc34V TIQs8EaSnoJv5KYKRebHGNM5fJaoz4NI0xeZCsYgaN22EhEOJuqUfL X-Received: by 2002:a05:690c:d95:b0:798:578c:2ad7 with SMTP id 00721157ae682-79a1c1a7098mr53967817b3.39.1773431297798; Fri, 13 Mar 2026 12:48:17 -0700 (PDT) Received: from Mac.attlocal.net ([2600:1700:90:60b0:91dc:5e47:6b38:ff0]) by smtp.gmail.com with ESMTPSA id 00721157ae682-79a1f86f73esm14031017b3.29.2026.03.13.12.48.17 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Fri, 13 Mar 2026 12:48:17 -0700 (PDT) From: Ravi Rama X-Google-Original-From: Ravi Rama To: linux-serial@vger.kernel.org Cc: linux-kernel@vger.kernel.org, jirislaby@kernel.org, gregkh@linuxfoundation.org, Ravi Rama Subject: [PATCH] serial: 8250_fintek: Add support for F81214E Date: Fri, 13 Mar 2026 14:47:27 -0500 Message-ID: <20260313194731.2671-1-ravi.rama@nexthop.ai> X-Mailer: git-send-email 2.50.1 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The F81214E is a LPC/eSPI to 2 UART Super I/O chip. Functionally, it is the same as the F81216E. The only difference is that the F81216E has 4 UART ports, whereas the F81214E has 2 UART ports. Signed-off-by: Ravi Rama --- drivers/tty/serial/8250/8250_fintek.c | 10 +++++++++- 1 file changed, 9 insertions(+), 1 deletion(-) diff --git a/drivers/tty/serial/8250/8250_fintek.c b/drivers/tty/serial/825= 0/8250_fintek.c index b4461a89b8d0..976c5748905c 100644 --- a/drivers/tty/serial/8250/8250_fintek.c +++ b/drivers/tty/serial/8250/8250_fintek.c @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0 /* - * Probe for F81216A LPC to 4 UART + * Probe for F81216A LPC to 4 UART and F81214E LPC/eSPI to 2 UART * * Copyright (C) 2014-2016 Ricardo Ribalda, Qtechnology A/S */ @@ -23,6 +23,7 @@ #define CHIP_ID_F81216AD 0x1602 #define CHIP_ID_F81216E 0x1617 #define CHIP_ID_F81216H 0x0501 +#define CHIP_ID_F81214E 0x1417 #define CHIP_ID_F81216 0x0802 #define VENDOR_ID1 0x23 #define VENDOR_ID1_VAL 0x19 @@ -161,6 +162,7 @@ static int fintek_8250_check_id(struct fintek_8250 *pda= ta) case CHIP_ID_F81216AD: case CHIP_ID_F81216E: case CHIP_ID_F81216H: + case CHIP_ID_F81214E: case CHIP_ID_F81216: break; default: @@ -185,6 +187,7 @@ static int fintek_8250_get_ldn_range(struct fintek_8250= *pdata, int *min, case CHIP_ID_F81216AD: case CHIP_ID_F81216E: case CHIP_ID_F81216H: + case CHIP_ID_F81214E: case CHIP_ID_F81216: *min =3D F81216_LDN_LOW; *max =3D F81216_LDN_HIGH; @@ -255,6 +258,7 @@ static void fintek_8250_set_irq_mode(struct fintek_8250= *pdata, bool is_level) case CHIP_ID_F81216AD: case CHIP_ID_F81216E: case CHIP_ID_F81216H: + case CHIP_ID_F81214E: case CHIP_ID_F81216: sio_write_mask_reg(pdata, FINTEK_IRQ_MODE, IRQ_SHARE, IRQ_SHARE); @@ -269,6 +273,7 @@ static void fintek_8250_set_max_fifo(struct fintek_8250= *pdata) switch (pdata->pid) { case CHIP_ID_F81216E: /* 128Bytes FIFO */ case CHIP_ID_F81216H: + case CHIP_ID_F81214E: case CHIP_ID_F81966: case CHIP_ID_F81866: sio_write_mask_reg(pdata, FIFO_CTRL, @@ -304,6 +309,7 @@ static void fintek_8250_set_termios(struct uart_port *p= ort, switch (pdata->pid) { case CHIP_ID_F81216E: case CHIP_ID_F81216H: + case CHIP_ID_F81214E: reg =3D RS485; break; case CHIP_ID_F81966: @@ -354,6 +360,7 @@ static void fintek_8250_set_termios_handler(struct uart= _8250_port *uart) switch (pdata->pid) { case CHIP_ID_F81216E: case CHIP_ID_F81216H: + case CHIP_ID_F81214E: case CHIP_ID_F81966: case CHIP_ID_F81866: uart->port.set_termios =3D fintek_8250_set_termios; @@ -446,6 +453,7 @@ static void fintek_8250_set_rs485_handler(struct uart_8= 250_port *uart) break; =20 case CHIP_ID_F81216E: /* F81216E does not support RS485 delays */ + case CHIP_ID_F81214E: /* F81214E does not support RS485 delays */ uart->port.rs485_config =3D fintek_8250_rs485_config; uart->port.rs485_supported =3D fintek_8250_rs485_supported; break; --=20 2.50.1 (Apple Git-155)