From nobody Tue Apr 7 14:25:33 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 45717368947 for ; Fri, 13 Mar 2026 07:52:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773388364; cv=none; b=V+teDLhsBWRx6SjjQFO8O/sRi3AO1lEOWeYTdF/TS3dzPF9HZTXi1xmdfFR9Tkkr6Y7LWaokoFhm6Yl/eTkWBs7xTe4oAoL1QQQ/SO1ITler/SP2wYIOn0jCwplPUi40m0avyvxdl21oKPPYe5TljLQg/FSDVkkY/G1mf+RMalI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773388364; c=relaxed/simple; bh=phlz7lNAhvXN0hEIT6ClaBZaJ7P5qlMteCFYP4WlGM8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=dCl5jnZemFYB1OjN9aKqabHiiP3Mj1SIE8OrPjcWV6xNRCSZBhdksoqJFNeMGen84WvKId20oOX8phxLgN9tyUpgp8+WSLGWi8HlJHwUmhgWkNXeceOPOoVIoHcSwI8F2fyLBUtve3AZXoqRynlUGFN5QMFq5YG7z+AwCMhMohc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Xc7rT035; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=BU89UBH6; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Xc7rT035"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="BU89UBH6" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62D5tcAo1176371 for ; Fri, 13 Mar 2026 07:52:42 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= OflPgbJUeB9MU802D7Qb7B2sM8brxEZYSrbm3iiUBSI=; b=Xc7rT035dfFjlpCK 27ikKlBLb+g6/EC6C+Kwtm6953+as6yEUSH8LC/fXD2pu2OwkFt5MejO/D9O/luG gNeRtruo6N87VnwgHfXC7zTLrCNH8bYDj10R/Knq9/uo3yVFEj18NIAqyErSV7ck rrHJ7dC24eGJ8JL0IMeSgpKUQby7tx8/YN9TPBHpkseG9FXnzIz0N0jDtNOk/KgW IJcCosh5FhR9514Cq3OoCeAp8ex7VEmac5rnW9R1zRMVzxVAm0E5tPrFVZA2uxZf 7E1wbY0yk/rT4Cw78p0irxj3fh/2d5aKwHRnyHFKy1eXnNs9y7csrD/yFfMW2m/H vTgmmQ== Received: from mail-qk1-f198.google.com (mail-qk1-f198.google.com [209.85.222.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cumvqcgsk-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 13 Mar 2026 07:52:42 +0000 (GMT) Received: by mail-qk1-f198.google.com with SMTP id af79cd13be357-8cd7d66afceso1279450285a.3 for ; Fri, 13 Mar 2026 00:52:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773388361; x=1773993161; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=OflPgbJUeB9MU802D7Qb7B2sM8brxEZYSrbm3iiUBSI=; b=BU89UBH6815giy0TaTOB6bQgfHljYi6Xw1Z05x9A5JPjpLykP3yD24F19NR0g5s1YH enFr0dR3wxSXC3fRGXbGidNb6IP07ooL78xELgC9gHsqwY9xws6UkuLKcSGyD5z8t0Y6 WAv/77MAzf37nAXaImo1EfXGNHAwyTtKZeZ95v2Z4doacPp6mzUspBc2Uzfli6InO4GU 9je89uAlbSpxjwG6gOvI2hXERfayzmU6C605wrjrfGIh7Ax7n8IaxwevSUFf+6aHtmxV shRAaqFPdbWIq8gLsHM1krM8sX1pyK+Rp++dyuNIgrn88vcVWhluE1xP7WiP45P8EJPB JaxA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773388361; x=1773993161; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=OflPgbJUeB9MU802D7Qb7B2sM8brxEZYSrbm3iiUBSI=; b=pwjqiRzXffjYoK/tkyTOpeJYTdJ4EvPRx963DlnZ0Bbpe23FxytgtDS13zC8GqjcXP Gfuhq2rcMySI7MY3QunudTsNucOF7/xLrQ7dzWBRvVn9rSsmKwGP0cU7lRvWboPxFwnz egjsvvK0qJbw0rQ2LDTr/0BhXWFPItvycitmPfHvqR23iTtxrt5Lc1hjq3HCMAGK8aZi 5kuMOoqDb83X3/ZEmaANSPbYmcXPj2VaS18/a9oAiDSNEeRxLNfHyWbgzT6+wHlGl7o9 8lWwrgJ0KOFO05zZMNCtG+e87ku9GAbNb5jDTrTMTuWx9cXGOBk8JF19XvbT862nn4+A ycSQ== X-Forwarded-Encrypted: i=1; AJvYcCV5bH2OXKhWVK0/7UjL1szQxMridJxFSGOL6oh5p1al65EG9WD7ZVgEHok1fRWAt/Gh+D1FXsNIx6pem5w=@vger.kernel.org X-Gm-Message-State: AOJu0YwnbX4yhi5j5ecj/Qn95NXX6cen8hSd+GYUU0WpsZy/5+ypP62P C1+brIRyzzc4pNkMSaQaGKguS1gxP3Wx+zLpzNnmerf6jMFu49tlsQGZMjnJc6yknMyQLET6Z1M 8t30l+kbJ5VU7l6gvLbpxkYrITo1lb7WPNMB3v1/rxmAfW1fp9P7P6JTpQZEIxlKmTJk= X-Gm-Gg: ATEYQzyEr2L1IqWE0QmCuIUomDhYI6GzZ75GOpWwnnG5ZmG41Iq8SCQRpE5DcJZK6+O pSPuICz8M8gB/3hbjGgywvH/pindoELghLQENaH44ZuDQpYOKs+xGxZKQaWxk1FK+qNUf7H09ZG UhbtFL7hTCTeQLb0Z2JIF4gRa9QZ6P3I0GGOMJeh0oYLeCFZXb4KFiS5LeAO+7QI6SEN0nsmEFc OeRxtpZd5O2/bCnT01NzBF/NG01VzGJcC1O+Sia5/PX1gPOWTaO3NrPQUzmF3OWSfrWKeiT1gHp chUddDXb/QWph1IsHEb28aZ0lL17MEAxESfXT7ufDJlyIluVBPNTrPvHa8PQn2KdkH/hA8X+uT4 Z7z8x6z6p+cPxZuGkMsy7eUD+Fl60FNE8sd/0dwmm86zMtuOemRoOZAzu0igaAyZ295K7+DqU4K IVVtMMFCFouC04f1jkgd7F59j1mF+vRxzu8SE= X-Received: by 2002:a05:620a:4142:b0:8c7:c25:9e69 with SMTP id af79cd13be357-8cdb5b799a3mr323987085a.66.1773388361493; Fri, 13 Mar 2026 00:52:41 -0700 (PDT) X-Received: by 2002:a05:620a:4142:b0:8c7:c25:9e69 with SMTP id af79cd13be357-8cdb5b799a3mr323985185a.66.1773388361059; Fri, 13 Mar 2026 00:52:41 -0700 (PDT) Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5a1563775a2sm1347475e87.89.2026.03.13.00.52.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 13 Mar 2026 00:52:40 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 13 Mar 2026 09:52:34 +0200 Subject: [PATCH v5 2/8] media: qcom: iris: use common set_preset_registers function Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260313-iris-platform-data-v5-2-180484af4490@oss.qualcomm.com> References: <20260313-iris-platform-data-v5-0-180484af4490@oss.qualcomm.com> In-Reply-To: <20260313-iris-platform-data-v5-0-180484af4490@oss.qualcomm.com> To: Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Bryan O'Donoghue , Mauro Carvalho Chehab Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=6499; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=phlz7lNAhvXN0hEIT6ClaBZaJ7P5qlMteCFYP4WlGM8=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBps8JCMYRbcb7MpXbZRBD5hUvy45i1g3M9Ljoyg qUKLZfQORKJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCabPCQgAKCRCLPIo+Aiko 1TvQB/9EB8yYiUiMPteGtEpd+PuKLjKCpsqmeK6dWtVufGLKx5pJPDiTbdaJaAsEPl5WuTMPSdH zOH4NXDFkAtz4Q1IqsA+HkSL1NrNHwGykIb3W48uItK7GmoPOXH1NuoUoU7HxubY45UF0QK+sTe +K9dG5Ur34QqTC/NirdfpStXiVFCecpkPNzigZJx18L+Pe5Lly+M/79lqEq3vrkqqgG49fkV1n7 5E8wPWoSOtmPqvP61f9bYFIObfAGNfQGl0U3K90J02jzJmTgFbyxeG50eVHkE7usLxz4q0KlkcI dDXN658d0Q4bD8cjPvBxwJ3nKnHIzqPJaLXNCYDKTb3QuTHz X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-ORIG-GUID: LdSD49_pTtYvCFV4kqphgpmY4YtKuS5S X-Proofpoint-GUID: LdSD49_pTtYvCFV4kqphgpmY4YtKuS5S X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzEzMDA2MSBTYWx0ZWRfX9u940iaozjKU Ilq6IrfPxZkyfv5U00lkb1AXICzzQAhWnQhxyBTn5OILZFU9I9ZP+iP99C8xzo9sZ8mQg5F0NX8 DYVb5amCReAmA3Y/LdiTyj2ALd/XMmfGC1Tj8C/Zd4sybZmXb2uzVNZQtv4xZ+/DRRpwdvXIC0L iWVAmbpIZMGfatbTF6Qwecrd3gH1ixtMCi+zWKJ97RwHMkhq2zIHCf73TOykzUBgDdEBxLSGUnJ jrAwppXOnVoy7d9xyAC08haq6AFfCOitKWNtpu5RwfRM1zDMPEQ+pUi1iKjGxTenAyDT22GGDw4 zp3WUUCSrhQJjYwbWCdv4unYKae6pjsaaF8kySwZpI8o335SexvCq8BFliKdQ3ljbXvCxzB+4+9 kyAOGaajTYggVaJdLzWecMnarvB8tZRIr4qJLBx6Ps+tXNWBUnWW5oOPT2I+KL70LLKTIskiAvK 05lGej2QUceL5qcH/Hw== X-Authority-Analysis: v=2.4 cv=ccHfb3DM c=1 sm=1 tr=0 ts=69b3c24a cx=c_pps a=qKBjSQ1v91RyAK45QCPf5w==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=LmgrmXmU8fDMlo1BKrQA:9 a=QEXdDO2ut3YA:10 a=NFOGd7dJGGMPyQGDc5-O:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-13_01,2026-03-12_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 malwarescore=0 suspectscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 spamscore=0 adultscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603130061 The set_preset_registers is (currently) common to all supported devices. Extract it to a iris_vpu_common.c and call it directly from iris_vpu_power_on(). Later, if any of the devices requires special handling, it can be sorted out separately. Reviewed-by: Dikshita Agarwal Signed-off-by: Dmitry Baryshkov --- drivers/media/platform/qcom/iris/iris_platform_common.h | 1 - drivers/media/platform/qcom/iris/iris_platform_gen1.c | 7 ------- drivers/media/platform/qcom/iris/iris_platform_gen2.c | 9 --------- drivers/media/platform/qcom/iris/iris_vpu_common.c | 7 ++++++- drivers/media/platform/qcom/iris/iris_vpu_common.h | 2 ++ 5 files changed, 8 insertions(+), 18 deletions(-) diff --git a/drivers/media/platform/qcom/iris/iris_platform_common.h b/driv= ers/media/platform/qcom/iris/iris_platform_common.h index e4eefc646c7f..d7106902698c 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_common.h +++ b/drivers/media/platform/qcom/iris/iris_platform_common.h @@ -207,7 +207,6 @@ struct iris_platform_data { struct iris_inst *(*get_instance)(void); u32 (*get_vpu_buffer_size)(struct iris_inst *inst, enum iris_buffer_type = buffer_type); const struct vpu_ops *vpu_ops; - void (*set_preset_registers)(struct iris_core *core); const struct icc_info *icc_tbl; unsigned int icc_tbl_size; const struct bw_info *bw_tbl_dec; diff --git a/drivers/media/platform/qcom/iris/iris_platform_gen1.c b/driver= s/media/platform/qcom/iris/iris_platform_gen1.c index 07ed572e895b..ed07d1b00e43 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_gen1.c +++ b/drivers/media/platform/qcom/iris/iris_platform_gen1.c @@ -260,11 +260,6 @@ static struct platform_inst_caps platform_inst_cap_sm8= 250 =3D { .max_operating_rate =3D MAXIMUM_FPS, }; =20 -static void iris_set_sm8250_preset_registers(struct iris_core *core) -{ - writel(0x0, core->reg_base + 0xB0088); -} - static const struct icc_info sm8250_icc_table[] =3D { { "cpu-cfg", 1000, 1000 }, { "video-mem", 1000, 15000000 }, @@ -343,7 +338,6 @@ const struct iris_platform_data sm8250_data =3D { .init_hfi_response_ops =3D iris_hfi_gen1_response_ops_init, .get_vpu_buffer_size =3D iris_vpu_buf_size, .vpu_ops =3D &iris_vpu2_ops, - .set_preset_registers =3D iris_set_sm8250_preset_registers, .icc_tbl =3D sm8250_icc_table, .icc_tbl_size =3D ARRAY_SIZE(sm8250_icc_table), .clk_rst_tbl =3D sm8250_clk_reset_table, @@ -397,7 +391,6 @@ const struct iris_platform_data sc7280_data =3D { .init_hfi_response_ops =3D iris_hfi_gen1_response_ops_init, .get_vpu_buffer_size =3D iris_vpu_buf_size, .vpu_ops =3D &iris_vpu2_ops, - .set_preset_registers =3D iris_set_sm8250_preset_registers, .icc_tbl =3D sm8250_icc_table, .icc_tbl_size =3D ARRAY_SIZE(sm8250_icc_table), .bw_tbl_dec =3D sc7280_bw_table_dec, diff --git a/drivers/media/platform/qcom/iris/iris_platform_gen2.c b/driver= s/media/platform/qcom/iris/iris_platform_gen2.c index 1f23ddb972f0..c84d4399f84d 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_gen2.c +++ b/drivers/media/platform/qcom/iris/iris_platform_gen2.c @@ -756,11 +756,6 @@ static struct platform_inst_caps platform_inst_cap_sm8= 550 =3D { .max_operating_rate =3D MAXIMUM_FPS, }; =20 -static void iris_set_sm8550_preset_registers(struct iris_core *core) -{ - writel(0x0, core->reg_base + 0xB0088); -} - static const struct icc_info sm8550_icc_table[] =3D { { "cpu-cfg", 1000, 1000 }, { "video-mem", 1000, 15000000 }, @@ -917,7 +912,6 @@ const struct iris_platform_data sm8550_data =3D { .init_hfi_response_ops =3D iris_hfi_gen2_response_ops_init, .get_vpu_buffer_size =3D iris_vpu_buf_size, .vpu_ops =3D &iris_vpu3_ops, - .set_preset_registers =3D iris_set_sm8550_preset_registers, .icc_tbl =3D sm8550_icc_table, .icc_tbl_size =3D ARRAY_SIZE(sm8550_icc_table), .clk_rst_tbl =3D sm8550_clk_reset_table, @@ -1018,7 +1012,6 @@ const struct iris_platform_data sm8650_data =3D { .init_hfi_response_ops =3D iris_hfi_gen2_response_ops_init, .get_vpu_buffer_size =3D iris_vpu33_buf_size, .vpu_ops =3D &iris_vpu33_ops, - .set_preset_registers =3D iris_set_sm8550_preset_registers, .icc_tbl =3D sm8550_icc_table, .icc_tbl_size =3D ARRAY_SIZE(sm8550_icc_table), .clk_rst_tbl =3D sm8650_clk_reset_table, @@ -1114,7 +1107,6 @@ const struct iris_platform_data sm8750_data =3D { .init_hfi_response_ops =3D iris_hfi_gen2_response_ops_init, .get_vpu_buffer_size =3D iris_vpu33_buf_size, .vpu_ops =3D &iris_vpu35_ops, - .set_preset_registers =3D iris_set_sm8550_preset_registers, .icc_tbl =3D sm8550_icc_table, .icc_tbl_size =3D ARRAY_SIZE(sm8550_icc_table), .clk_rst_tbl =3D sm8750_clk_reset_table, @@ -1212,7 +1204,6 @@ const struct iris_platform_data qcs8300_data =3D { .init_hfi_response_ops =3D iris_hfi_gen2_response_ops_init, .get_vpu_buffer_size =3D iris_vpu_buf_size, .vpu_ops =3D &iris_vpu3_ops, - .set_preset_registers =3D iris_set_sm8550_preset_registers, .icc_tbl =3D sm8550_icc_table, .icc_tbl_size =3D ARRAY_SIZE(sm8550_icc_table), .clk_rst_tbl =3D sm8550_clk_reset_table, diff --git a/drivers/media/platform/qcom/iris/iris_vpu_common.c b/drivers/m= edia/platform/qcom/iris/iris_vpu_common.c index 548e5f1727fd..faabf53126f3 100644 --- a/drivers/media/platform/qcom/iris/iris_vpu_common.c +++ b/drivers/media/platform/qcom/iris/iris_vpu_common.c @@ -468,7 +468,7 @@ int iris_vpu_power_on(struct iris_core *core) =20 iris_opp_set_rate(core->dev, freq); =20 - core->iris_platform_data->set_preset_registers(core); + iris_vpu_set_preset_registers(core); =20 iris_vpu_interrupt_init(core); core->intr_status =3D 0; @@ -485,3 +485,8 @@ int iris_vpu_power_on(struct iris_core *core) =20 return ret; } + +void iris_vpu_set_preset_registers(struct iris_core *core) +{ + writel(0x0, core->reg_base + 0xb0088); +} diff --git a/drivers/media/platform/qcom/iris/iris_vpu_common.h b/drivers/m= edia/platform/qcom/iris/iris_vpu_common.h index f6dffc613b82..07728c4c72b6 100644 --- a/drivers/media/platform/qcom/iris/iris_vpu_common.h +++ b/drivers/media/platform/qcom/iris/iris_vpu_common.h @@ -39,4 +39,6 @@ int iris_vpu35_vpu4x_power_on_controller(struct iris_core= *core); void iris_vpu35_vpu4x_program_bootup_registers(struct iris_core *core); u64 iris_vpu3x_vpu4x_calculate_frequency(struct iris_inst *inst, size_t da= ta_size); =20 +void iris_vpu_set_preset_registers(struct iris_core *core); + #endif --=20 2.47.3