From nobody Tue Apr 7 16:18:08 2026 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A646B363097 for ; Thu, 12 Mar 2026 16:04:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331474; cv=none; b=BMARhAETTMc6/4phbFFh8EL1Ah3oYM+yUw8aaQaUw56ZtxhJLNKvfglMoOkhxzDBivQL8JBXfoMHQQGuTsW7QMNr2KewXObyGtpTHai8eje3/ttLE8UiOmlAinNpTfcX34SpZfdbrwZO53Gd8VhGaeJOeaj5uqbteH2edMTrA9E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331474; c=relaxed/simple; bh=TmbMyDWohNFBQJGgdtfkdS1sq/sYQH/G4n16Ow+QF0A=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=VPs39hK9+tcyQnbb8vYiZxdVIBN10BEzDAFcIoBYlykakV0oShy2UqaLcMPk/3CQRqHG5l+jkqTB2TdkbvAy+2OSmGaa2HQtThdgFRiFtvXYsm5koeM896/h8Z94QRFnx6UMLUIoC67GfJ1kG91fBdbqe9S1MAfSWdo5hcfABIk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=R2mOqz5+; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="R2mOqz5+" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-439d8df7620so903923f8f.0 for ; Thu, 12 Mar 2026 09:04:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773331471; x=1773936271; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=DL07YIOOK8hOw0a10uZ2IzLFMJq7qVGtBYBdc7awMFw=; b=R2mOqz5+xfYhr9coE8Ln+bhH9hZyhv+RHlRyRUmdH+YfR1mGgQf/LeKlwbBbFw6iOM IzICJb4k1ys/a9ivdKz5S2RzQZrR8i1/OVDFhSWoj4jIhPtMddUMCDLEsJWw7fWmA+nr BWho48f0x8jvS+XOnp+nmaTYekGYfOMBvZb4UbIXUtykYTGBUX8dDbKjNOhsEdMDOiF9 SC3hEK5AVN44UNTaSarjf62F6czBSq69QPww/ortcg+h81Tjo0w3ot60yMXs4m7YYVpo gwxs23DTbZ10a6rP5BDG5hvOiRjkfFyO13sbTMXykdj0GjyHU3HT73cm9xEtaaePBLGx 1d7Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773331471; x=1773936271; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=DL07YIOOK8hOw0a10uZ2IzLFMJq7qVGtBYBdc7awMFw=; b=iavIcoeCxUJd9NdN9jA1kpVLFI7QI3Z9kCIPY7URAElGhA2JIJhHUT26ywW1mUTYiv 4vXYTTSUnBrVqA7V1j4SVhg/5lyOTqPcm8J9D2w/OizabDaKmDlP/LLBrE4Z9kkRxMfs S1E+tIpM7qJvZk5uf5xbJl6Ue9ScijxuYaYSmHouTNi0Lga4hDB/mksz9AmBEiIZOCuF N++0Y5SfACf3B5R5UXUb2jjJQBPNZ91nk0kWjepOhK2jHSZRvw7F6jU/31ZftzLFN/P4 lTr7TO9VQt6lkTBa/91pTnjzG7eUtkGOyFggA2IL9+VRVd9+Pe7X3B3Ce4k5QiKDAdU5 /Pjw== X-Forwarded-Encrypted: i=1; AJvYcCWFE67RmUJLbpM3z4WOJqMyAv6hxkMuvV0u6W4/17znKbvJ2Hk7v7kjlsczJo0ucmc0sT9vqRqMZtC1eA4=@vger.kernel.org X-Gm-Message-State: AOJu0Yxwi/+UZbxxlx/FCAKA34MfmbJ/AktWMDmbCrUz1plecF9V06ye jMB0nbdbEewl7atarkAEM+W7KR4PmOMvIdDh0F806FcEAtQKxDwkld4H X-Gm-Gg: ATEYQzwHhXrMT/SXr8DTSIimtEiUSVWmWbQqFzo+xc1LzG/ZhWXA4hSjyL/97LoqMul U/pO+k7ETwBQZ0jk9WQvTfsWHsyxhmMXe7/iLZgQpICi5QvLinpe18+4Bea1TIIKBE3r1FRrPMn AWw3EiAmaeUBMsDSgYRJUEvUipGVmLvDgb+xh64s1ktADOrdVqJ9It+2+T/0MFU7Ed5hnuxKoBW e50gVILUiOxayZmBmu5GMdDG0GQSKi4qhT26U5NA9LlipAhKvC8N5x44Vqy99j0zH02+8wc1mT+ dRfL08CyQlSh/DqpWif0/tPnm8xmGwIruFOOw/tE4u5ccn2yzc8NSiavCNfdMp4sHJBDRi6+hyH onkNCkA+yRbndAylVT978kh+mZXy2rb+6Fk6rQUrGFvgny9ewvRB96tLnAPOIe6TfY8Xf08aWsg H0t2QNaQmDZ7VsvDFmWVFy/RoBwOU+GxHPLmju/Y0HnZGcyon0Dib/YiDMtnnXA/fKx5RXF8yZ8 IR4DmM6CHQMQWPzRw+lQM0LBlI4+YcH7oolndaQmqJh2QM= X-Received: by 2002:a05:6000:40ce:b0:439:b2d9:cf35 with SMTP id ffacd0b85a97d-43a04d865b7mr409728f8f.8.1773331470877; Thu, 12 Mar 2026 09:04:30 -0700 (PDT) Received: from iku.example.org ([2a06:5906:61b:2d00:fc52:7d64:32f4:e21e]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439fe20b899sm9775528f8f.23.2026.03.12.09.04.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Mar 2026 09:04:30 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 2/2] arm64: dts: renesas: r9a09g077m44-rzt2h-evk: Add PHY interrupt support Date: Thu, 12 Mar 2026 16:04:07 +0000 Message-ID: <20260312160407.3387840-3-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260312160407.3387840-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20260312160407.3387840-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add interrupt support for the GMAC1 and GMAC2 PHYs on the RZ/T2H EVK board. The PHYs are connected to the ICU via IRQ3 and IRQ13 lines respectively. Define RZT2H_IRQxx macros in the SoC DTSI to map the ICU IRQ_NS lines to their absolute ICU interrupt space offsets. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- arch/arm64/boot/dts/renesas/r9a09g077.dtsi | 18 ++++++++++++++++++ .../dts/renesas/r9a09g077m44-rzt2h-evk.dts | 8 ++++++-- 2 files changed, 24 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi b/arch/arm64/boot/d= ts/renesas/r9a09g077.dtsi index 81f6a36e6e72..3761551c9647 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g077.dtsi @@ -8,6 +8,24 @@ #include #include =20 +/* The IRQ_NS lines start at offset 16 in the ICU interrupt space */ +#define RZT2H_IRQ0 16 +#define RZT2H_IRQ1 17 +#define RZT2H_IRQ2 18 +#define RZT2H_IRQ3 19 +#define RZT2H_IRQ4 20 +#define RZT2H_IRQ5 21 +#define RZT2H_IRQ6 22 +#define RZT2H_IRQ7 23 +#define RZT2H_IRQ8 24 +#define RZT2H_IRQ9 25 +#define RZT2H_IRQ10 26 +#define RZT2H_IRQ11 27 +#define RZT2H_IRQ12 28 +#define RZT2H_IRQ13 29 +#define RZT2H_IRQ14 30 +#define RZT2H_IRQ15 31 + / { compatible =3D "renesas,r9a09g077"; #address-cells =3D <2>; diff --git a/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts b/arch/= arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts index e9639bbb2d70..9d9ad9261781 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts +++ b/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts @@ -224,10 +224,12 @@ &i2c1 { }; =20 &mdio1_phy { + interrupts-extended =3D <&icu RZT2H_IRQ3 IRQ_TYPE_EDGE_FALLING>; reset-gpios =3D <&pinctrl RZT2H_GPIO(32, 3) GPIO_ACTIVE_LOW>; }; =20 &mdio2_phy { + interrupts-extended =3D <&icu RZT2H_IRQ13 IRQ_TYPE_EDGE_FALLING>; /* * PHY2 Reset Configuration: * @@ -274,7 +276,8 @@ gmac2_pins: gmac2-pins { , /* ETH2_COL */ , /* GMAC2_MDC */ , /* GMAC2_MDIO */ - ; /* ETH2_REFCLK */ + , /* ETH2_REFCLK */ + ; /* IRQ13 */ }; =20 /* @@ -302,7 +305,8 @@ gmac1_pins: gmac1-pins { , /* ETH3_COL */ , /* GMAC1_MDC */ , /* GMAC1_MDIO */ - ; /* ETH3_REFCLK */ + , /* ETH3_REFCLK */ + ; /* IRQ3 */ }; =20 /* --=20 2.53.0